

Automotive Stop/Tail LED Array Driver

FEATURES AND BENEFITS


- AEC-Q100 qualified
- Total LED drive current up to 400 mA
- Current shared equally up to 100 mA by up to 4 strings
- 6 to 50 V supply
- Low dropout voltage
- LED output short-to-ground and thermal protection
- Current slew rate limit
- Current set by reference resistor
- Automotive temperature range (−40°C to 150°C)

APPLICATIONS

- Automotive tail, stop, and turn lights

PACKAGES

10-pin MSOP with exposed thermal pad (suffix LY)



16-pin TSSOP with exposed thermal pad (suffix LP)



Not to scale

DESCRIPTION

The A6264 is a linear, programmable current regulator providing up to 100 mA from each of four outputs to drive arrays of high brightness LEDs. The LED current can be switched between high current and low current for stop/tail applications. The two LED current levels from each output, accurate to 5%, are set by two reference resistors. Current matching in each string is better than 10% without the use of ballast resistors. Driving LEDs with constant current ensures safe operation with maximum possible light output.


Optimum performance is achieved when driving 4 strings with 1 to 3 LEDs in each string, at a total current of up to 100 mA in each string. Outputs can be connected in parallel or left unused as required.

Short detection is provided to protect the LEDs and the A6264 during a short-to-ground at any LED output pin. An open LED in any of the strings disables all outputs but can be overridden. Shorted LED output pins or open LEDs are indicated by a fault flag.

A temperature monitor is included to reduce the LED drive current if the chip temperature exceeds a thermal threshold.

The device packages are a 10-pin MSOP (LY) and a 16-pin TSSOP (LP), both with exposed pad for enhanced thermal dissipation. They are lead (Pb) free, with 100% matte tin leadframe plating.

Typical Application Diagram



SELECTION GUIDE

Part Number	Ambient Operating Temperature, T_A (°C)	Packing	Package
A6264KLPTR-T	-40 to 125	4000 pieces per 13-in. reel	16-pinTSSOP with exposed thermal pad, 4.4 mm × 5 mm case
A6264KLYTR-T	-40 to 125	4000 pieces per 13-in. reel	10-pin MSOP with exposed thermal pad, 3 mm × 3 mm case

ABSOLUTE MAXIMUM RATINGS [1]

Characteristic	Symbol	Notes	Rating	Unit
Load Supply Voltage	V_{IN}		-0.3 to 50	V
Pin FULL			-0.3 to 50	V
Pins LA[1:4]			-0.3 to 50	V
Pin FF			-0.3 to 50	V
Pins IREF, IREFH			-0.3 to 6.5	V
Ambient Operating Temperature Range [2]	T_A	K temperature range	-40 to 125	°C
Maximum Continuous Junction Temperature	$T_{J(max)}$		150	°C
Transient Junction Temperature	T_{TJ}	Over temperature event not exceeding 10 seconds, lifetime duration not exceeding 10 hours, guaranteed by design characterization	175	°C
Storage Temperature Range	T_{stg}		-55 to 150	°C

[1] With respect to GND.


[2] Limited by power dissipation.

THERMAL CHARACTERISTICS [1]: May require derating at maximum conditions; see application information


Characteristic	Symbol	Test Conditions*		Value	Unit
Package Thermal Resistance (Junction to Ambient)	$R_{\theta JA}$	LP package	On 4-layer PCB based on JEDEC standard	34	°C/W
			On 2-layer PCB with 3.8 in. ² of copper area each side	43	°C/W
		LY package	On 4-layer PCB based on JEDEC standard	48	°C/W
			On 2-layer PCB with 2.5 in. ² of copper area each side	48	°C/W
Package Thermal Resistance (Junction to Pad)	$R_{\theta JP}$			2	°C/W

[1] To be verified by characterization. Additional thermal information available on the Allegro website.


Functional Block Diagram



Pinout Diagrams



LP Package



LY Package

Terminal List Table

Number		Name	Function
LP	LY		
1,2,8,9,15,16	-	NC	No connection
3	1	IREFH	High current reference
4	2	IREF	Base current reference
5	3	GND	Ground reference
6	4	LA1	LED anode (+) connection 1
7	5	LA2	LED anode (+) connection 2
10	6	LA3	LED anode (+) connection 3
11	7	LA4	LED anode (+) connection 4
12	8	VIN	Supply
13	9	FULL	Full/reduced current select
14	10	FF	Fault output
-	-	PAD	Exposed thermal pad

ELECTRICAL CHARACTERISTICS [1]: Valid at $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 7$ to 40 V, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
SUPPLY AND REFERENCE						
V_{IN} Functional Operating Range [2]			6	–	50	V
V_{IN} Quiescent Current	I_{INQ}	LA[1:4] connected to V_{IN}	–	–	10	mA
Startup Time	t_{ON}	$V_{IN} > 7$ V to $I_{LA1} < -5$ mA, $R_{REF} = 125 \Omega$, FULL = low	5	15	30	μs
CURRENT REGULATION						
Reference Voltage	V_{IREFX}	$0.7 \text{ mA} < I_{REFX} < 8.8 \text{ mA}$	1.15	1.2	1.25	V
Reference Current Ratio	G_H	I_{LAX} / I_{REFI} , $I_{REFI} = I_{REF} + I_{REFH}$	–	12.5	–	–
Current Accuracy [3]	E_{ILAX}	$-10 \text{ mA} > I_{LAX} > -100 \text{ mA}$	–5	± 4	5	%
Current Matching [4]	E_{IMLAX}	$-20 \text{ mA} > I_{LAX} > -100 \text{ mA}$, V_{LAX} match to within 1 V	–	5	10	%
Output Current, Low Level	$I_{LAX(L)}$	FULL = low	–	$G_H \times I_{REF}$	–	–
		$I_{REF} = 8 \text{ mA}$, FULL = low	–105	–100	–95	mA
Output Current, High Level	$I_{LAX(H)}$	FULL = high	–	$G_H \times (I_{REF} + I_{REFH})$	–	–
		$I_{REF} = I_{REFH} = 4 \text{ mA}$, FULL = high	–105	–100	–95	mA
Maximum Output Current	I_{LAXmax}	$I_{REF} = I_{REFH} = 4.6 \text{ mA}$, FULL = high	–	–	–110	mA
Minimum Drop-out Voltage	V_{DO}	$V_{IN} - V_{LAX}$, $I_{LAX} = -100 \text{ mA}$	–	–	800	mV
		$V_{IN} - V_{LAX}$, $I_{LAX} = -40 \text{ mA}$	–	–	660	mV
Output Disable Threshold	V_{ODIS}	$V_{IN} - V_{LAX}$	65	–	160	mV
Current Slew Time		Current rising or falling between 10% and 90%	50	80	110	μs
LOGIC FF AND FULL PINS						
Input Low Voltage	V_{IL}		–	–	0.8	V
Input High Voltage	V_{IH}		2	–	–	V
Input Hysteresis (FULL pin)	V_{Ihys}		150	350	–	mV
Pull-Down Resistor (FULL pin)	R_{PD}		–	50	–	k Ω
FF Pin Output Low Voltage	V_{OL}	$I_{OL} = 1 \text{ mA}$	–	–	0.4	V
PROTECTION						
Short Detect Voltage	V_{SCD}	Measured at LAX	1.2	–	1.8	V
Short Circuit Source Current	I_{SCS}	Short present LAX to GND	–2	–0.8	–0.5	mA
Short Release Voltage	V_{SCR}	Measured at LAX	–	–	1.9	V
Short Release Voltage Hysteresis	V_{SCHys}	$V_{SCR} - V_{SCD}$	200	–	500	mV
Open Load Detect Voltage	V_{OCD}	$V_{IN} - V_{LAX}$	170	–	450	mV
Open Load Detect Delay	t_{OCD}		–	2	–	ms
Thermal Monitor Activation Temperature	T_{JM}	T_J with $I_{SEN} = 90\%$	95	115	130	$^{\circ}\text{C}$
Thermal Monitor Slope	A_{TM}	$I_{SEN} = 50\%$	–3.5	–2.5	–1.5	%/ $^{\circ}\text{C}$
Thermal Monitor Low Current Temperature	T_{JL}	T_J at $I_{SEN} = 25\%$	120	135	150	$^{\circ}\text{C}$
Overtemperature Shutdown	T_{JF}	Temperature increasing	–	170	–	$^{\circ}\text{C}$
Overtemperature Hysteresis	T_{Jhys}	Recovery = $T_{JF} - T_{Jhys}$	–	15	–	$^{\circ}\text{C}$

[1] For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.

[2] Function is correct but parameters are not guaranteed outside the general limits (7 to 40 V).

[3] When FULL = low, $E_{ILAX} = 100 \times [(| I_{LAX} | \times R_{REF} / 15) - 1]$; when FULL = high, $E_{ILAX} = 100 \times [| I_{LAX} | \times [(R_{REF} \times R_{REFH}) / (15 \times R_{REFI})] - 1]$ with I_{LAX} in mA and R_{REF} in k Ω .[4] $E_{IMLA} = 100 \times [\max (| I_{LAX} - I_{LA(AV)} |) / I_{LA(AV)}]$, where $I_{LA(AV)}$ is the average current of all active outputs.

FUNCTIONAL DESCRIPTION

The A6264 is a linear current regulator that is designed to provide drive current and protection for parallel strings of series-connected high brightness LEDs in automotive applications. It provides up to four matched programmable current outputs, at up to 100 mA, with low minimum dropout voltages below the main supply voltage. For 12 V power net applications optimum performance is achieved when driving 4 strings of 1 to 3 LEDs, at currents up to 100 mA per string.

The A6264 is specifically designed for use in stop/tail applications where the LED current is switched between a high current (indicating stop or brake) and a lower current (for normal tail light operation).

Current regulation is maintained and the LEDs protected during a short to ground at any point in the LED string. A short to ground on any regulator output terminal will disable that output and set the fault flag. An open load on any output will set the fault flag and disable all outputs. Remaining outputs can be re-enabled by pulling the fault flag output low. Individual outputs can be disabled by connecting the output to VIN.

Integrated thermal management reduces the regulated current level at high internal junction temperatures to limit power dissipation.

Pin Functions

VIN. Supply to the control circuit and current regulators. A small value ceramic bypass capacitor, typically 100 nF, should be connected from close to this pin to the GND pin.

GND. Ground reference connection. Should be connected directly to the negative supply.

FULL. Logic input to enable high LED current output. Open or low sets LED current to the base current level. High sets LED current to the sum of the base current level, and the additional high current (see Detailed Description of Regulator Operation section). Typically connected through a resistor to the stop switch input.

IREF. 1.2 V base current reference. Used for base (low) level current output, I_{REF} . Connect resistor, R_{REF} , to GND to set this reference current.

IREFH. 1.2 V additional high current reference. Summed with I_{REF} for full current output. Connect resistor, R_{REFH} , to GND to set this reference current.

LA[1:4]. Current source connected to the anode of the first LED in each string. Connect directly to VIN to disable the respective output. In this document “LAX” indicates any one of the four outputs.

FF. Open drain fault flag, used with an external pull-up resistor, to indicate open, short, or overtemperature conditions. FF is inactive when a fault is present. During an open load condition, FF can be pulled low to force the remaining outputs on.

LED Current Level

The LED current is controlled by four matching linear current regulators between the VIN pin and each of the LAX outputs. The basic equations that determine the nominal output current at each LAX pin are:

Given FULL = low,

$$I_{LAX} = \frac{15}{R_{REF}}$$

and, given FULL = high,

$$I_{LAX} = \frac{15}{R_{REF}} + \frac{15}{R_{REFH}} \quad (1)$$

where I_{LAX} is in mA, and R_{REF} and R_{REFH} are in k Ω .

In both cases, the output current may be reduced from the set level by the thermal monitor circuit.

Conversely the reference resistors may be calculated from:

$$R_{REF} = \frac{15}{I_{LAX(LO)}}$$

and

$$R_{REFH} = \frac{15}{I_{LAX(HI)} - I_{LAX(LO)}} \quad (2)$$

where $I_{LAX(LO)}$ is the required source current when FULL is low and $I_{LAX(HI)}$ is the current when FULL is high. $I_{LAX(x)}$ are in mA, and R_{REF} and R_{REFH} are in k Ω .

For example, where the required high-level current (FULL = high) is 90 mA and the required low-level current (FULL = low) is 20 mA, the resistor values will be:

$$R_{REF} = \frac{15}{20} = 750 \Omega$$

and

$$R_{REFH} = \frac{15}{(90 - 20)} = 214 \Omega$$

These equations completely define the output currents with respect to the setting resistors. However, for further reference, see Detailed Description of Regulator Operation section.

It is important to note that because the A6264 is a linear regulator, the maximum regulated current is limited by the power dissipation and the thermal management in the application. All current calculations assume adequate heatsinking for the dissipated power. Thermal management is at least as important as the electrical design in all applications. In high current high ambient temperature applications, the thermal management is the most important aspect of the systems design. The application section below provides further detail on thermal management and the associated limitations.

Operation with Fewer LED Strings or Higher Currents

The A6264 may be configured to use fewer than four LED strings, either by connecting outputs together for higher currents, or by connecting the output directly to VIN to disable the regulator for that output. When a regulator is disabled, it will not indicate an open load and will not affect the fault flag or the operation of the remaining regulator outputs.

Safety Features

The circuit includes several features to ensure safe operation and to protect the LEDs and the A6264:

- The current regulators between VIN and each LAX output provide a natural current limit due to the regulation.
- Each LAX output includes a short-to-ground detector that will disable the output to limit the dissipation.
- An open circuit on any output will disable all outputs.
- The thermal monitor reduces the regulated current as the temperature rises.
- Thermal shutdown completely disables the outputs under extreme overtemperature conditions.

Short Circuit Detection. A short to ground on any LED cathode (figure 1A) will not result in a short fault condition. The current through the remaining LEDs will remain in regulation and the LEDs will be protected. Due to the difference in the voltage drop across the LEDs, as a result of the short, the current matching in the A6264 may exceed the specified limits.

Any LAX output that is pulled below the short detect voltage (figure 1B) will disable the regulator on that output and allow the fault flag, FF, to go high. A small current will be sourced from the disabled output to monitor the short and detect when it is removed. When the voltage at LAX rises above the short detect voltage the fault flag will be removed and the regulator re-enabled.

A shorted LED (figure 1C) will not result in a short fault condition. The current through the remaining LEDs will remain in regulation and the LEDs will be protected. Due to the difference




Figure 1. Short circuit conditions.

in the voltage drop across the LEDs, as a result of the short, the current matching in the A6264 may exceed the specified limits.

A short between LEDs in different strings (figure 1D) will not result in a short fault condition. The current through the remaining LEDs will remain in regulation and the LEDs will be protected. The current will be summed and shared by the affected strings. Current matching in the strings will then depend on the LED forward voltage differences.

Open Load Detection. An open load condition is detected when the voltage across the regulator, $V_{IN} - V_{LAX}$, is less than the open load detect voltage, V_{OCD} , but greater than the output disable threshold voltage, V_{ODIS} . When this condition is present for more than the open load detect time, t_{OCD} , then all regulators will be disabled and the fault flag allowed to go high.

The regulators will remain disabled until either the power is cycled off and on, or the fault flag, FF, is pulled low. If the power is cycled, the regulators will start in the enabled state, unless disabled by tying the output to VIN, and the open load detection timer will be reset. If the open load is still present the regulators will again be disabled after the open load detect time.

Pulling the fault flag low will override the open load fault action and all enabled regulators will be switched on. This state will be maintained while the fault flag is held low. If the fault flag is allowed to go high the A6264 will return to the open load fault condition and will disable all regulators.

Each of the four regulators includes a limiter to ensure that the output voltage will not rise higher than the output disable threshold voltage below VIN when driven by the regulator. This means that the voltage across the regulator will not be less than the output disable voltage, unless it is forced by connecting the LAX pin to VIN. However if a load becomes disconnected, the regulator will pull the LAX pin up to the limit, which will ensure that the voltage across the regulator, $V_{IN} - V_{LAX}$, is less than the open load detect voltage, V_{OCD} .

Note that an open load may also be detected if the sum of the forward voltages of the LEDs in a string is close to or greater than the supply voltage on VIN.

Temperature Monitor. A temperature monitor function, included in the A6264, reduces the LED current as the silicon junction temperature of the A6264 increases (see figure 2). By

mounting the A6264 on the same thermal substrate as the LEDs, this feature can also be used to limit the dissipation of the LEDs. As the junction temperature of the A6264 increases, the regulated current level is reduced, reducing the dissipated power in the A6264 and in the LEDs. The current is reduced from the 100% level at typically 2.5% per degree Celsius until the point at which the current drops to 25% of the full value, defined at T_{JL} . Above this temperature the current will continue to reduce at a lower rate until the temperature reaches the overtemperature shutdown threshold temperature, T_{JF} . The temperature at which this effect begins is defined as the thermal monitor activation temperature, T_{JM} , and is specified, in the characteristics table, at the 90% current level.

In extreme cases, if the chip temperature exceeds the overtemperature limit, T_{JF} , all regulators will be disabled. The temperature will continue to be monitored and the regulators re-activated when the temperature drops below the threshold provided by the specified hysteresis.

Note that it is possible for the A6264 to transition rapidly between thermal shutdown and normal operation. This can happen if the thermal mass attached to the exposed thermal pad is small and T_{JM} is increased to close to the shutdown temperature. The period of oscillation will depend on T_{JM} , the dissipated power, the thermal mass of any heatsink present, and the ambient temperature.




Figure 2. Temperature monitor current reduction.

Detailed Description of Regulator Operation

The current sourced from each LAX output is determined by the internal reference current as:

$$I_{LAX} = G_H \times I_{REFI} \quad (3)$$

where I_{LAX} is the current sourced from each LAX pin, G_H is the current gain, typically 12.5, and I_{REFI} is the internal current reference.

The internal current reference, I_{REFI} , has two possible values depending on the state of the FULL input:

- When FULL is low, I_{REFI} is defined by I_{REF} , the current drawn from the IREF pin.
- When FULL is high, I_{REFI} is defined by the sum of I_{REF} and I_{REFH} , the current drawn from the IREFH pin.

Two external resistors determine I_{REF} and I_{REFH} :

- Resistor R_{REF} , from IREF to GND, such that

$$I_{REF} = 1200 / R_{REF} \quad (4)$$

- Resistor R_{REFH} , from IREFH to GND, such that

$$I_{REFH} = 1200 / R_{REFH} \quad (5)$$

where I_{REFX} are in mA and R_{REFX} are in Ω .

The voltage at the IREF and IREFH pins is a fixed, 1.2 V reference.

APPLICATION INFORMATION

Power Dissipation

The most critical design considerations when using a linear regulator such as the A6264 are the power produced internally as heat and the rate at which that heat can be dissipated.

There are three sources of power dissipation in the A6264:

- The quiescent power to run the control circuits
- The power in the reference circuit
- The power due to the regulator voltage drop

The elements relating to these dissipation sources are illustrated in figure 3.

Quiescent Power. The quiescent power is the product of the quiescent current, I_{INQ} , and the supply voltage, V_{IN} , and is not related to the regulated current. The quiescent power, P_Q , is therefore defined as:

$$P_Q = V_{IN} \times I_{INQ} \quad (6)$$

Reference Power. The reference circuit draws the reference current from the supply and passes it through the reference resistor to ground. The reference current is 8% of the output current on any one active output. When FULL is high, the reference circuit power is the product of the reference current and the difference between the supply voltage and the reference voltage, typically 1.2 V. The reference power, P_{REF} , is therefore defined as:

$$P_{REF} = (V_{IN} - V_{REF}) \times \left(\frac{V_{REF}}{R_{REF}} + \frac{V_{REF}}{R_{REFH}} \right) \quad (7)$$

Regulator Power. In most application circuits the largest dissipation will be produced by the output current regulators. The power dissipated in each current regulator is simply the product of the output current and the voltage drop across the regulator.

The total current regulator dissipation is the sum of the dissipation in each output regulator. The regulator power for each output is defined as:

$$P_{REGx} = (V_{IN} - V_{LEDx}) \times I_{LEDx} \quad (8)$$

where x is 1, 2, 3, or 4.

Note that the voltage drop across the regulator, V_{REG} , is always greater than the specified minimum drop-out voltage, V_{DO} . The output current is regulated by making this voltage large enough to provide the voltage drop from the supply voltage to the total forward voltage of all LEDs in series, V_{LED} .

The total power dissipated in the A6264 is the sum of the quiescent power, the reference power, and the power in each of the four regulators:

$$P_{DIS} = P_Q + P_{REF} + P_{REGA} + P_{REGB} + P_{REGC} + P_{REGD} \quad (9)$$

The power that is dissipated in each string of LEDs is:

$$P_{LEDx} = V_{LEDx} \times I_{LEDx} \quad (10)$$

where x is A, B, C, or D, and V_{LEDx} is the voltage across all LEDs in the string.




Figure 3. Internal power dissipation sources.

From these equations (and as illustrated in figure 4) it can be seen that, if the power in the A6264 is not limited, then it will increase as the supply voltage increases but the power in the LEDs will remain constant.

Dissipation Limits

There are two features limiting the power that can be dissipated by the A6264: thermal shutdown and thermal foldback.

Thermal Shutdown. If the thermal resistance from the A6264 to the ambient temperature is high, then the silicon temperature will rise to the thermal shutdown threshold and the current will be disabled. After the current is disabled the power dissipated will drop and the temperature will fall. When the temperature falls by the hysteresis of the thermal shutdown circuit, then the current will be re-enabled and the temperature will start to rise again. This cycle will repeat continuously until the ambient temperature drops or the A6264 is switched off. The period of this thermal shutdown cycle will depend on several electrical, mechanical, and thermal parameters, and could be from a few milliseconds to a few seconds.

Thermal Foldback. If there is a good thermal connection to the A6264, then the thermal foldback feature will have time to act. This will limit the silicon temperature by reducing the regulated current and therefore the dissipation.

The thermal monitor will reduce the LED current as the temperature of the A6264 increases above the thermal monitor activation temperature, T_{JM} , as shown in figure 5. The figure shows the operation of the A6264 with 4 strings of 3 red LEDs, each string

running at 50 mA. The forward voltage of each LED is 2.3 V and the graph shows the current as the supply voltage increases from 14 to 17 V. As the supply voltage increases, without the thermal foldback feature, the current would remain at 50 mA, as shown by the dashed line. The solid line shows the resulting current decrease as the thermal foldback feature acts.

If the thermal foldback feature did not affect LED current, the current would increase the power dissipation and therefore the silicon temperature. The thermal foldback feature reduces power in the A6264 in order to limit the temperature increase, as shown in figure 6. The figure shows the operation of the A6264 under the same conditions as figure 5. That is, 4 strings of 3 red LEDs, each string running at 50 mA with each LED forward voltage at 2.3 V. The graph shows the temperature as the supply voltage




Figure 5. LED current versus Supply Voltage.




Figure 6. Junction Temperature versus Supply Voltage.




Figure 4. Power Dissipation versus Supply Voltage.

increases from 14 to 17 V. Without the thermal foldback feature the temperature would continue to increase up to the thermal shutdown temperature as shown by the dashed line. The solid line shows the effect of the thermal foldback function in limiting the temperature rise.

Figures 5 and 6 show the thermal effects where the thermal resistance from the silicon to the ambient temperature is 40°C/W. Thermal performance can be enhanced further by using a significant amount of thermal vias as described below.

Thermal Dissipation

The amount of heat that can pass from the silicon of the A6264 to the surrounding ambient environment depends on the thermal resistance of the structures connected to the A6264. The thermal resistance, $R_{\theta JA}$, is a measure of the temperature rise created by power dissipation and is usually measured in degrees Celsius per watt (°C/W).

The temperature rise, ΔT , is calculated from the power dissipated, P_D , and the thermal resistance, $R_{\theta JA}$, as:

$$\Delta T = P_D \times R_{\theta JA} \quad (11)$$

A thermal resistance from silicon to ambient, $R_{\theta JA}$, of approximately 30°C/W (LP package) or 34°C/W (LY package) can be achieved by mounting the A6264 on a standard FR4 double-sided printed circuit board (PCB) with a copper area of a few square inches on each side of the board under the A6264. Multiple thermal vias, as shown in figure 7, help to conduct the heat from the exposed pad of the A6264 to the copper on each side of the board. The thermal resistance can be reduced by using a metal substrate or by adding a heatsink.

Supply Voltage Limits

In many applications, especially in automotive systems, the available supply voltage can vary over a two-to-one range, or greater when double battery or load dump conditions are taken into consideration. In such systems it is necessary to design the application circuit such that the system meets the required performance targets over a specified voltage range.

To determine this range when using the A6264 there are two limiting conditions:

- For maximum supply voltage the limiting factor is the power that can be dissipated from the regulator without exceeding the temperature at which the thermal foldback starts to reduce the output current below an acceptable level.

- For minimum supply voltage the limiting factor is the maximum drop-out voltage of the regulator, where the difference between the load voltage and the supply is insufficient for the regulator to maintain control over the output current.

Minimum Supply Limit: Regulator Saturation Voltage

The supply voltage, V_{IN} , is always the sum of the voltage drop across the high-side regulator, V_{REG} , and the forward voltage of the LEDs in the string, V_{LED} , as shown in figure 3.

V_{LED} is constant for a given current and does not vary with supply voltage. Therefore V_{REG} provides the variable difference between V_{LED} and V_{IN} . V_{REG} has a minimum value below which the regulator can no longer be guaranteed to maintain the output current within the specified accuracy. This level is defined as the regulator drop-out voltage, V_{DO} .

The minimum supply voltage, below which the LED current does not meet the specified accuracy, is therefore determined by the sum of the minimum drop-out voltage, V_{DO} , and the forward voltage of the LEDs in the string, V_{LED} . The supply voltage must always be greater than this value and the minimum specified supply voltage, that is:




Figure 7. Board via layout for thermal dissipation: (top) LP package (bottom) LY package.

$$V_{IN} > V_{DO} + V_{LED}, \text{ and}$$

$$V_{IN} > V_{IN(\min)} \quad (12)$$

As an example, consider the configuration used in figures 5 and 6 above, namely 4 strings of 3 red LEDs, each string running at 50 mA, with each LED forward voltage at 2.3 V. The minimum supply voltage will be approximately:

$$V_{IN(\min)} = 0.55 + (3 \times 2.3) = 7.45 \text{ V}$$

Maximum Supply Limit: Thermal Limitation. As described above, when the thermal monitor reaches the activation temperature, T_{JM} (due to increased power dissipation as the supply voltage rises), the thermal foldback feature causes the output current to decrease. The maximum supply voltage is therefore defined as the voltage above which the LED current drops below the acceptable minimum.

This can be estimated by determining the maximum power that can be dissipated before the internal (junction) temperature of the A6264 reaches T_{JM} .

The maximum power dissipation is therefore defined as:

$$P_D(\max) = \frac{\Delta T(\max)}{R_{\theta JA}} \quad (13)$$

where $\Delta T(\max)$ is difference between the thermal monitor activation temperature, T_{JM} , of the A6264 and the maximum ambient temperature, $T_A(\max)$, and $R_{\theta JA}$ is the thermal resistance from the internal junctions in the silicon to the ambient environment.

If minimum LED current is not a critical factor, then the maximum voltage is simply the absolute maximum specified in the parameter tables above.

Application Examples

Figure 8 shows a typical configuration for driving tail and stop light LEDs. Although the functional features of the A6264 are specifically designed for use with automotive tail and stop lights, the IC can be used in many other general lighting applications.

- Figure 9 shows the A6264 driving LEDs in a low voltage incandescent lamp replacement. In such replacement applications the supply may be provided by a PWM-driven, high-side switch. The A6264 can be used in this application by applying the PWM supply directly to V_{IN} . When power is applied there will be a short startup delay, t_{ON} , before the current starts to rise. The current rise time will be limited by the internal current slew rate control. In this example the A6264 is operating with FULL high and with a fault output.
- Figure 10 shows a typical configuration for a higher voltage supply.
- If neither fault action nor fault reporting is required, then FF may be tied to ground as in figure 11. This shows two A6264 ICs driving a single string of two HB LEDs.
- Figure 12 shows on combination of outputs tied together.




Figure 8. Common tail / stop lamp configuration.




Figure 9. Incandescent lamp replacement.




Figure 10. Higher voltage supply application.




Figure 11. Disabling FF, driving high brightness (HB) LEDs with two A6264s.




Figure 12. LED outputs options.

Binning Resistor Arrangement

An external binning resistor can be connected in series with the IREF and IREFH pins to set appropriate current through various LED batches. A filter capacitor of 100 nF should be placed after R_{REF1} and as shown in Figure 13.

When FULL = Low,

$$I_{LAX}(\min) = (15) \div (R_{REF1} + R_{REF2}) \quad (14)$$

$$I_{LAX}(\max) = (15) \div R_{REF1} \quad (15)$$

When FULL = High,

$$I_{LAX}(\min) = [(15) \div (R_{REF1} + R_{REF2})] + [(15) \div (R_{REFH1} + R_{REFH2})] \quad (16)$$

$$I_{LAX}(\max) = [(15) \div R_{REF1}] + [(15) \div R_{REFH1}] \quad (17)$$




Figure 13. Application Circuit for Binning – Current-setting resistor (R_{REF2}) can be placed on LED board for different bins of LEDs.

Package LP, 16-Pin TSSOP with Exposed Thermal Pad


For Reference Only – Not for Tooling Use

(Reference JEDEC MO-153 ABT; Allegro DWG-0000379, Rev. 3)

Dimensions in millimeters – NOT TO SCALE

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions

Exact case and lead configuration at supplier discretion within limits shown



-  Terminal #1 mark area
-  Exposed thermal pad (bottom surface)
-  Reference land pattern layout (reference IPC7351 SOP65P640X110-17M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
-  Branding scale and appearance at supplier discretion

 PCB Layout Reference View

 Standard Branding Reference View


Line 1, 2 = 7 characters
Line 3 = 5 characters

Line 1: Part Number
Line 2: Logo A, 4 digit Date Code
Line 3: Characters 5, 6, 7, 8 of Assembly Lot Number

Package LY, 10-Pin MSOP with Exposed Thermal Pad

For Reference Only – Not for Tooling Use

(Reference Allegro DWG-0000390, Rev. 2 and JEDEC MO-187)
 Dimensions in millimeters – NOT TO SCALE
 Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
 Exact case and lead configuration at supplier discretion within limits shown



Revision History

Number	Date	Description
5	January 15, 2013	Update Features and Benefits
6	June 25, 2015	Temperature Monitor text on page 7 updated to match EC table: derating slope is -2.5% per °C
7	May 11, 2016	Updated Features and Benefits
8	August 11, 2016	Updated Figure 2 (page 7) and added Binning Resistor Arrangement section (page 14)
9	May 29, 2020	Minor editorial updates
10	June 2, 2022	Updated package drawings (pages 15-16) and minor editorial updates

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com