

Automotive-Grade, Constant-Current 2.0 A PWM Dimmable Synchronous Buck LED Driver

FEATURES AND BENEFITS

- AEC-Q100 qualified
- Supply voltage 4.5 to 55 V
- 2.0 A maximum output over operating temperature range
- Integrated high-side and low-side MOSFETs: 200 mΩ / 150 mΩ_{TYP}
- True average output current control
- Internal control loop compensation
- Integrated 5 V, 14 mA LDO regulator for peripheral circuits
- Dimming via PWM pin or EN pin down to 0.1% at 200 Hz
- Analog dimming (ADIM pin) for brightness calibration and thermal foldback
- Low-power shutdown (1 μA typical)
- Cycle-by-cycle current limit
- Active low fault flag output
- LED open fault mask setting for low V_{IN} operation
- Undervoltage lockout (UVLO) and thermal shutdown protection
- Switching frequency dithering for improved EMC
- Robust protection against:
 - Adjacent pin-to-pin short
 - Pin-to-ground short
 - Component open/short faults

PACKAGE:

16-Pin eTSSOP (suffix LP)



Not to scale

DESCRIPTION

The A80800-2 is a synchronous buck switching regulator that provides constant-current output to drive high-power LEDs. It integrates both high-side and low-side N-channel DMOS switches for DC-to-DC step-down conversion. A true average current output is achieved using a cycle-by-cycle, controlled on-time method.

Output current is user-selectable by an external current sense resistor. Output voltage is automatically adjusted to drive various numbers of LEDs in a single string. This ensures optimal system efficiency.

LED dimming is accomplished by a direct logic input pulse-width modulation (PWM) signal at the PWM pin while EN is enabled. Alternatively, applying a PWM signal at the EN pin while PWM pin is high can enable chopped battery PWM dimming for legacy control modules.

Furthermore, an analog dimming input (ADIM pin) can be used, for example, to calibrate the LED current or implement thermal foldback in conjunction with external NTC thermistor.

The A80800-2 is provided in a 16-pin TSSOP (suffix LP), with exposed pad for enhanced thermal dissipation.

APPLICATIONS:

- Automotive lighting
- Daytime running lights
- Front and rear fog lights
- Turn/stop lights
- Map light
- Dimmable interior lights




Figure 1: A80800-2 Typical Application Circuit

SELECTION GUIDE

Part Number	Package	Packing
A80800KLPATR-2	16-pin TSSOP with exposed thermal pad	4000 pieces per 13-inch reel

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V_{IN}, V_{VCCIN}		-0.3 to 55	V
Bootstrap Drive Voltage	V_{BOOT}		-0.3 to $V_{SW} + 8$	V
Switching Voltage	V_{SW}	Continuous	-0.3 to $V_{IN} + 0.3$	V
		Pulsed, $t < 50$ ns	-1 to $V_{IN} + 3$	V
EN Voltage	V_{EN}		-0.3 to $V_{IN} + 0.3$	V
Current Sense Voltages	V_{CSH}, V_{CSL}			V
Linear Regulator Terminal	V_{CC}		-0.3 to 7	V
ADIM pin, TON pin	V_{ADIM}, V_{TON}			V
FDSET Voltages	V_{FDSET}			V
FFn and PWM Voltages	V_{FFn}, V_{PWM}			V
Maximum Junction Temperature	$T_{J(max)}$			150
Storage Temperature	T_{stg}		-55 to 150	°C

THERMAL CHARACTERISTICS [1]: May require derating at maximum conditions

Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance (Junction to Ambient)	$R_{\theta JA}$	On 4-layer PCB based on JEDEC standard	34	°C/W
Package Thermal Resistance (Junction to Pad)	$R_{\theta JP}$		2	°C/W


[1] Additional thermal information available on the Allegro™ website.

Table of Contents

Features and Benefits.....	1	Pinout Diagram and Terminal List.....	3
Description.....	1	Functional Block Diagram.....	4
Applications.....	1	Electrical Characteristics.....	5
Package.....	1	Functional Description.....	8
Typical Application Circuit.....	1	Application Circuit Diagrams.....	20
Selection Guide.....	2	Package Outline Drawing.....	22
Specifications.....	2	Revision History.....	23
Absolute Maximum Ratings.....	2		
Thermal Characteristics.....	2		

PINOUT DIAGRAM AND TERMINAL LIST

TSSOP-16 (LP) Pinout Diagram



Terminal List

Number	Name	Function
1, 2	PGND	Power ground terminal.
3	VIN	Supply input voltage for power stage.
4	EN	Enable pin for internal LDO regulator and whole IC. EN pin can also be used as PWM dimming when keeping PWM pin HIGH.
5	PWM	Logic input for PWM dimming: when PWM = LOW, LED is off; if PWM = HIGH and at the same time EN is enabled, LED is ON.
6	FDSET	FDSET pin to set the LED Open fault mask threshold. Connect to a voltage divider formed between VIN and PGND. When V_{IN} is low, resulting in FDSET below the internal reference, LED Open Fault detection is masked.
7	ADIM	Analog dimming control voltage input. If not used for analog dimming, tie ADIM to 5 V or VCC; if used for analog dimming, keep ADIM less than 2.5 V.
8	TON	Regulator on-time setting resistor terminal. Connect a resistor between TON pin and SGND to set the switching frequency.
9	CSH	Current Sense (positive end) feedback input for LED current.
10	CSL	Current Sense (negative end) feedback input for LED current.
11	SGND	Signal ground terminal.
12	VCC	Internal IC bias regulator output. Connect at least 1 μ F MLCC to PGND. Can be used to supply up to 14 mA for external load.
13	FFn	Open-drain output which is pulled low in case of fault. Connect through an external pull-up resistor to the desired logic level.
14	VCCIN	It is recommended to connect VCCIN to VIN to bias the internal LDO regulator.
15	BOOT	High-side gate driver bootstrap terminal; a 0.47 μ F capacitor is recommended between BOOT and SW.
16	SW	Buck converter power switch. Output terminal. The output inductor should be connected to this pin.
–	PAD	Exposed pad for enhanced thermal dissipation; connect to ground.




Figure 2: Functional Block Diagram

ELECTRICAL CHARACTERISTICS: Valid at $V_{IN} = 12\text{ V}$, $V_{OUT} = 6\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C , typical values at $T_J = 25^\circ\text{C}$, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input Supply Voltage	V_{IN}		4.5	–	55	V
V_{IN} Undervoltage Lockout Threshold	$V_{UVLO(ON)}$	V_{IN} increasing, $V_{IN} = V_{VCCIN}$, $I_{CC} = 0\text{ mA}$	–	–	4.3	V
V_{IN} Undervoltage Lockout Hysteresis	$V_{UVLO(HYS)}$	V_{IN} decreasing, $V_{IN} = V_{VCCIN}$, $I_{CC} = 0\text{ mA}$	100	–	300	mV
VIN Pin Supply Current	I_{IN}	$V_{CSH} - V_{CSL} = 0.5\text{ V}$, $V_{EN} = V_{IH_EN}$, $V_{PWM} = V_{IH_PWM}$, $R_{ON} = 402\text{ k}\Omega$	–	5	–	mA
VIN Pin Shutdown Current	I_{INSD}	$V_{EN} = V_{IL_EN}$	–	1	10	μA
Output Current Sense Common Mode Voltage (measured at CSL pin) [1]	V_{OUT}	$V_{IN} = 55\text{ V}$, $f_{SW} = 500\text{ kHz}$, $i_{LED} = 0.5\text{ A}$	2.65	–	50	V
Buck Switch Current Limit Threshold	I_{SWLIM}		2.5	3.25	4.0	A
Buck High-Side Switch On-Resistance	$R_{DSON(HS)}$	$V_{BOOT} = V_{IN} + 4.3\text{ V}$, $T_J = 25^\circ\text{C}$, $I_{SW} = 0.5\text{ A}$	–	0.2	0.32	Ω
Buck Low-Side Switch On-Resistance	$R_{DSON(LS)}$	$T_J = 25^\circ\text{C}$, $I_{SW} = 0.5\text{ A}$	–	0.15	0.24	Ω
BOOT Undervoltage Lockout Threshold	V_{BOOTUV}	V_{BOOT} to V_{SW} increasing	3.1	3.4	3.7	V
BOOT Undervoltage Lockout Hysteresis	$V_{BOOTVHYS}$	V_{BOOT} to V_{SW} decreasing	–	750	–	mV
Switching Minimum Off-Time	t_{OFFmin}	$V_{CSH} - V_{CSL} = 0\text{ V}$	110	120	140	ns
Switching Minimum On-Time	t_{ONmin}		57	78	99	ns
Selected On-Time	t_{ON}	$V_{IN} = 12\text{ V}$, $V_{OUT} = 6\text{ V}$, $R_{ON} = 42.2\text{ k}\Omega$	200	–	300	ns
Low-Side Switching Minimum On-Time [2]	t_{LS_ONmin}		–	80	105	ns
t_{ON} Dithering Range	f_{SW_DITH}	$R_{ON} = 42.2\text{ k}\Omega$	–	$\pm 5\%$	–	–
Dithering Modulation Frequency	f_{SW_MOD}	$R_{ON} = 42.2\text{ k}\Omega$	–	10	–	kHz
REGULATION COMPARATOR AND ERROR AMPLIFIER						
Load Current Sense Regulation Threshold at 100% [3]	V_{CSREG}	$V_{CSH} - V_{CSL}$ decreasing, SW turns on, ADIM tied to VCC	194	200	206	mV
CSH Input Sense Current [4]	I_{CSH}	$V_{CSH} - V_{CSL} = 0.2\text{ V}$, $V_{OUT} \geq 5\text{ V}$	–	–250	–	μA
CSL Input Sense Current	I_{CSL}	$V_{CSH} - V_{CSL} = 0.2\text{ V}$, $V_{OUT} \geq 5\text{ V}$	50	75	100	μA
INTERNAL LINEAR REGULATOR						
VCC Regulated Output	V_{CC}	$0\text{ mA} < I_{CC} < 14\text{ mA}$, $V_{VCCIN} > 6\text{ V}$	4.85	5.0	5.15	V
VCC Dropout Voltage	V_{LDO}	Measure $V_{VCCIN} - V_{CC}$; $V_{VCCIN} = 4.8\text{ V}$, $I_{CC} = 14\text{ mA}$	–	0.3	0.55	V
VCC Current Limit	i_{VCClim}	$V_{CC} \geq 4.35\text{ V}$	18	–	–	mA
VCC Undervoltage Lockout	V_{CCUVLO}	Rising	3.65	3.9	4.05	V
	$V_{CCUVLOHYS}$	Hysteresis	175	225	275	mV
PWM INPUT						
Logic High Voltage	V_{IH_PWM}	V_{PWM} increasing	1.8	–	–	V
Logic Low Voltage	V_{IL_PWM}	V_{PWM} decreasing	–	–	1.2	V
PWM Pin Pull-Up Resistance	R_{PWMPU}	$V_{CC} = 5\text{ V}$	–	100	–	k Ω

Continued on the next page...

ELECTRICAL CHARACTERISTICS (continued): Valid at $V_{IN} = 12\text{ V}$, $V_{OUT} = 6\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C , typical values at $T_J = 25^\circ\text{C}$, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
EN INPUT						
IC Turn Off Delay	$t_{OFFDelay}$	Measured when EN goes from V_{IH_EN} to V_{IL_EN} during operation. VCC and internal references remain on during delay. Exceeding delay results in shutdown.	12	19.5	30	ms
Logic High Voltage	V_{IH_EN}	EN increasing	1.8	–	–	V
Logic Low Voltage	V_{IL_EN}	EN decreasing	–	–	0.4	V
EN Pin Pull-Down Resistance	R_{EN_PD}	$V_{EN} = 5\text{ V}$	–	130	–	k Ω
ANALOG DIMMING INPUT						
Input Voltage for 100% LED Current	V_{ADIMH}	$V_{CSH} - V_{CSL} = V_{CSREG}$	2.1	–	–	V
Regulation Threshold at 50% Analog Dimming	$V_{CSREG50}$	$V_{ADIM} = 1.0\text{ V}$	–	100	–	mV
Regulation Threshold at 20% Analog Dimming	$V_{CSREG20}$	$V_{ADIM} = 0.4\text{ V}$	38.4	40	41.4	mV
ADIM Voltage to Start Switching	V_{ADIM_START}	ADIM rising	220	240	260	mV
ADIM Hysteresis to Stop Switching	V_{ADIM_HYST}	ADIM falling	–	40	–	mV
FAULT						
LED Open/Short Detect Condition ADIM Range		V_{ADIM} rising	244	264	284	mV
LED Short Fault Output Voltage Low Threshold		V_{OUT} falling	1.3	1.5	1.7	V
LED Open-Fault Enable Reference	V_{REF1}		2.352	2.4	2.448	V
LED Open Fault Current Threshold	V_{CS_OPEN}	V_{CSREG} falling (PWM duty = max), $V_{ADIM} = V_{CC}$, $V_{FDSET} = V_{CC}$	(20 mV) 10%	(50 mV) 25%	(80 mV) 40%	–
LED Open Fault Current Hysteresis [1]	$V_{CS_OPEN_HYS}$	V_{CSREG} rising (PWM duty = max), $V_{ADIM} = V_{CC}$, $V_{FDSET} = V_{CC}$	(6 mV) 3%	(12 mV) 6%	(18 mV) 9%	–
Fault Deglitch Timer	t_{FDG}		42	60	78	μs
Fault Mask Timer	t_{MASK}		84	120	156	μs
FFn Pull-Down Voltage	$V_{FAULT(PD)}$	Fault condition asserted, pull-up current = 1 mA	–	–	0.4	V
FFn Pin Leakage Current	$I_{FAULT(LKG)}$	Fault condition cleared, pull-up to 5 V	–	–	1	μA
FFn Rising Time [1]	t_{RISE}	The transition time FFn pin takes from low to high with 10 k Ω pullup from VCC	–	–	10	μs
FFn Falling Time [1]	t_{FALL}	The transition time FFn pin takes from high to low with 10 k Ω pullup from VCC	–	–	10	μs
Cool Down Timer for Fault Retry	t_{RETRY}		–	1.2	–	ms


Continued on the next page...

ELECTRICAL CHARACTERISTICS (continued): Valid at $V_{IN} = 12\text{ V}$, $V_{OUT} = 6\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C , typical values at $T_J = 25^\circ\text{C}$, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
THERMAL SHUTDOWN						
Thermal Shutdown Threshold ^[1]	T_{SD}		150	165	180	$^\circ\text{C}$
Thermal Shutdown Hysteresis	T_{SDHYS}		–	25	–	$^\circ\text{C}$

[1] Determined by design and characterization. Not production tested.

[2] Guaranteed by design, HS and LS switches are interlocked, as illustrated below:



[3] In test mode, a ramp signal is applied between CSH and CSL pins to determine the $V_{CSH} - V_{CSL}$ regulation threshold voltage. In actual application, the average $V_{CSH} - V_{CSL}$ voltage is regulated at V_{CSREG} regardless of ripple voltage.

[4] Negative current is defined as coming out of (sourcing) the specified device pin or node.

FUNCTIONAL DESCRIPTION

The A80800-2 is a synchronous buck regulator designed for driving a high-current LED string. It uses average current-mode control to maintain constant LED current and consistent brightness. The LED current level is easily programmable by selection of an external sense resistor, with a value determined as follows:

$$i_{LED} = V_{CSREG} / R_{SENSE}$$

where $V_{CSREG} = V_{CSH} - V_{CSL} = 0.2 \text{ V}$ typical.

If necessary, a resistor can be inserted in series with the CSL pin to fine-tune the LED current, as shown below:




Figure 3: How To Fine-Tune LED Current Using R_{adj}

For example, with a desired LED current of 1.4 A, the required $R_{SENSE} = 0.2 \text{ V} / 1.4 \text{ A} = 0.143 \Omega$. But the closest power resistor available is 0.13 Ω . Therefore, the difference is

$$R_{adj} \times i_{CSL} = 0.2 \text{ V} - 1.4 \text{ A} \times 0.13 \Omega = 0.018 \text{ V}$$

where $i_{CSL} = 75 \mu\text{A}$ typical

$$R_{adj} = 0.018 \text{ V} / 75 \mu\text{A} = 240 \Omega$$

Note that the effects of R_{adj} are only applicable when the output voltage is at least 5 V. If the LED string voltage is below 5 V, $R_{adj} = 0$ should be used.

The LED current is further modulated by the ADIM (analog dimming) pin voltage. This feature can be used for LED brightness calibration, or for thermal foldback protection. See “Analog Dimming” section for details.

Synchronous Regulation

The A80800-2 integrates an N-channel DMOS as the low-side switch to implement synchronous regulation for LED drivers, as shown in Figure 4.




Figure 4: Synchronous Buck LED Driver

The synchronous configuration can effectively pull down SW to ground by forcing the low-side synchronous switch on, even with small inductor current, as shown in Figure 5. Therefore, the BOOT capacitor can be charged normally every switch cycle to ensure the normal operation of buck LED drivers.




Figure 5: Normal SW waveform with SR configuration when $V_{IN} \approx V_{OUT}$: $V_{IN} = 5.4 \text{ V}$, $V_{OUT} = 5.14 \text{ V}$ (2 white LEDs)

Switching Frequency

The A80800-2 operates in fixed adaptive on-time mode. The on-time (and hence switching frequency) is programmed using an external resistor connected between the TON pin and ground, as given by the following equation:

$$t_{ON} = k \times (R_{ON} + R_{INT}) \times (V_{OUT} / V_{IN})$$

$$f_{SW} = 1 / [k \times (R_{ON} + R_{INT})]$$

where $k = 0.0111$, with f_{SW} in MHz, t_{ON} in μs , and R_{ON} and R_{INT} (internal resistance, $3\text{ k}\Omega$) in $k\Omega$.




Figure 6: Switching Frequency vs. t_{ON} resistance

To minimize the peaks of switching frequency harmonics in EMC measurement, a dithering feature is implemented. The dithering range is internally set at $\pm 5\%$. The actual switching frequency is swept linearly between $0.95 \times f_{SW}$ and $1.05 \times f_{SW}$, where f_{SW} is the programmed switching frequency. The rate of modulation for f_{SW} is fixed internally at 10 kHz.

ENABLE AND DIMMING

The A80800-2 is activated when a logic high signal is applied to the EN (enable) pin and $V_{IN} = V_{VCCIN}$ is above UVLO threshold 4.3 V. The buck converter ramps up the LED current to a target level set by R_{SENSE} when PWM pin = high.

The EN pin is high-voltage tolerant and can be directly connected to a power supply. However, if V_{EN} is higher than the V_{IN} voltage at any time, a series resistor ($10\text{ k}\Omega$) is required to limit the current flowing into the EN pin. This resistor is helpful in preventing EN from damage in case of reverse-battery connection. This series resistor is not necessary if EN is driven from a logic input.

The PWM pin is a logic input pin and is internally pulled up to VCC through a resistor.

EN pin and PWM pin function as shown in the table below:

EN pin	PWM pin	VCC	LED
High	Low	ON	OFF
High	High/Open	ON	ON
Low	x	Shutdown	

When the EN pin is forced from high to low, the LED current is turned off, but the IC remains in standby mode for up to at least 10 ms. If EN goes high again within this period, the LED current is turned on immediately if PWM pin is high. If EN pin is low for more than $t_{OFFDelay}$, the IC enters shutdown mode to reduce power consumption. The next high signal on EN initializes a full startup sequence, which includes a startup delay of approximately 150 μs . This startup delay is not present during PWM operation.

Active dimming of the LED is achieved with two options: by sending a PWM (pulse-width modulation) signal to the EN pin (while PWM = high), or by sending a dimming PWM signal to the PWM pin (while EN is enabled) as illustrated in the table above. The resulting LED brightness is proportional to the duty cycle of the applied PWM signal. A practical range for PWM dimming frequency is between 100 Hz (period = 10 ms) and 2 kHz.

If the PWM dimming signal at PWM pin is low when the EN pin is high, the LED turns off immediately and the IC is alive waiting for next PWM pulse. The internal LDO is still on and can provide bias to the internal and external circuits.

In PWM dimming operation and when V_{IN} is above 40 V, a $10\text{ k}\Omega$ resistor is needed to be in parallel with a $0.047\text{ }\mu F$ output capacitor across the LED string to facilitate BOOT charging during PWM dimming OFF period.

PWM DIMMING RATIO

The brightness of the LED string can be changed by adjusting the PWM duty cycle at the EN pin as follows:

$$\text{Dimming ratio} = \text{PWM on-time} / \text{PWM period}$$

For example, by selecting a PWM period of 5 ms (200 Hz PWM frequency) and a PWM on-time of 5 μs , a dimming ratio of 0.1% can be achieved. This is sometimes referred to as 1000:1 dimming.

In an actual application, the minimum dimming ratio is determined by various system parameters, including: V_{IN} , V_{OUT} , inductance, LED current, switching frequency, PWM frequency, and fault flag usage. The device is easily capable of PWM on-time as short as 5 μs ; however, if fault flag for open/short LED detection is required, it should be above 160 μs due to the fault mask timer.

ANALOG DIMMING

In addition to PWM dimming, the A80800-2 also provides an analog dimming feature. When V_{ADIM} is over 2.0 V, the LED current is at 100% level (as defined by the SENSE resistor). When V_{ADIM} is below 2 V, the LED current decreases linearly down to 20% at $V_{ADIM} = 0.4\text{ V}$. This is shown in the following figure:




Figure 7: ADIM Pin Voltage Controls SENSE Reference Voltage (hence LED current)

It is possible to pull the ADIM pin below 0.4 V to achieve lower than 20% analog dimming. However, it is critical to avoid any instance of negative inductor current. If the average LED current (as determined by R_{SENSE} and ADIM) falls too low, the valley of the inductor ripple current may become negative. The minimum operating voltage for ADIM is therefore determined by the ratio of inductor ripple current, as shown below:

$$Min_ADIM (V) = \Delta I_L / I_L = \Delta I_L \times R_{SENSE} \times 5$$

where inductor ripple current $\Delta I_L = (V_{IN} - V_{OUT}) / L \times D \times T$, Inductor current at 100% ADIM: $I_L = V_{CSREG} / R_{SENSE}$, $V_{CSREG} = 0.2 V$, D is the duty cycle ($D \approx V_{OUT} / V_{IN}$ for buck converters), T is the switching period ($T = 1 / f_{SW}$), and L is the inductance.

As an example, assume $R_{SENSE} = 0.2 \Omega$ (which gives $I_L = 1 A$), $R_{ON} = 178 k\Omega$ (which gives $f_{SW} = 500 kHz$ or $T = 2 \mu s$), $L = 33 \mu H$, $V_{IN} = 12 V$, $V_{OUT} = 6 V$ (worst-case ripple is at $V_{OUT} = V_{IN}/2$) $\rightarrow \Delta I_L = 0.18 A$. That means ADIM voltage should be above 0.18 V, or 9% level, to avoid negative inductor current.

As a safety measure (in case ADIM control line becomes open, for example), switching stops whenever ADIM falls below 200 mV. Switching resumes once ADIM rises above 240 mV.

ADIM pin can be used in conjunction with PWM dimming to provide wider LED dimming range over 1000:1. In addition, the IC can provide thermal foldback protection by using an external NTC (negative temperature coefficient) thermistor, as shown below:





Figure 8: Using an External NTC Thermistor to Implement Thermal Foldback

ADIM is tied to 5 V (or V_{CC}) if never used for analog dimming, or always less than 2.5 V when used for analog dimming. For long term reliability, or extended period with extreme temperature condition, it is better to always keep ADIM less than 2.5 V.

CHANGING ADIM DURING PWM DIMMING

During PWM dimming operations, ADIM is expected to be a slow-changing DC signal with respect to PWM dimming frequency. That means ADIM should not change rapidly between PWM dimming pulses. This is illustrated in Figure 9.



Explanation of Events :

- A: During PWM on-time (EN & PWM = H), LED current tracks ADIM voltage
- B: During PWM off-time (EN=L and/or PWM = L), LED current drops to zero
- C: At the next PWM on-time, LED current tracks ADIM voltage again— assuming the change in ADIM during PWM off-time was minor

Figure 9

The acceptable change in ADIM voltage during PWM = L period is proportional to the inductor ripple current:

$$\Delta V_{ADIM} (V) < \Delta V_{CS} \times 5$$

where $\Delta V_{CS} = R_{SENSE} \times \Delta i_L$ is the ripple voltage across the current sense resistor.

For example, if the ripple voltage across R_{SENSE} is 10 mV (5% ripple current), then a ΔV_{ADIM} up to 50 mV is acceptable during PWM = L.



In case ΔV_{ADIM} is greater than the above limit, the initial LED current may be regulated at the previous ADIM level. However, it is updated to the new ADIM level approximately 38 μs .

OUTPUT VOLTAGE AND DUTY CYCLE

The figure below provides simplified equations for approximating output voltage. The output voltage of a buck converter is approximately given as:

$$V_{OUT} \approx V_{IN} \times D, D = t_{ON} / (t_{ON} + t_{OFF})$$

where D is the duty cycle



Note: $V_D = R_{DSON(LS)} \times I_L$

Figure 10: Simplified Waveforms for a Buck Converter

During SW on-time:

$$i_{RIPPLE} = (V_{IN} - V_{OUT}) / L \times t_{ON} = (V_{IN} - V_{OUT}) / L \times t \times D$$

where $D = t_{ON} / t$.

During SW off-time:

$$i_{RIPPLE} = V_{OUT} / L \times t_{OFF} = V_{OUT} / L \times t \times (1 - D)$$

Simplified equation for output voltage:

$$V_{OUT} = V_{IN} \times D$$

More precisely:

$$V_{OUT} = (V_{IN} - i_{AVG} \times R_{DSON(HS)}) \times D - (1 - D) \times R_{DSON(LS)} \times i_{AVG} - (DCR + R_{SENSE}) \times i_{AVG}$$

where DCR is the internal resistance of the inductor, R_{SENSE} is the current sensing resistance, $R_{DSON(HS)}$ is the on-resistance of high-side switch, $R_{DSON(LS)}$ is the on-resistance of low-side switch, i_{AVG} is the average current through inductor and equal to LED current.

MINIMUM AND MAXIMUM OUTPUT VOLTAGES

For a given input voltage, the maximum output voltage depends on the switching frequency and minimum t_{OFF} . For example, if $t_{OFF(min)} = 140$ ns (worst case) and $f_{SW} = 500$ kHz, then the maximum duty cycle is 93%. So for an 18 V input, the maximum output is approximately 16.7 V (based on the simplified equation of $V_{OUT} = V_{IN} \times D$). This means up to 5 LEDs can be operated in series, assuming $V_f = 3.3$ V or less for each LED.

The minimum output voltage depends on minimum t_{ON} and switching frequency. For example, if the minimum $t_{ON} = 100$ ns (worst case) and $f_{SW} = 500$ kHz, then the minimum duty cycle is 5%. That means with $V_{IN} = 18$ V, the theoretical minimum V_{OUT} is just 0.9 V. However, the internal current sense amplifier is designed to guarantee the current accuracy down to $V_{OUT} = 2.65$ V. When the output voltage is lower than 2.65 V, the regulator keeps switching to regulate, but the current accuracy degrades and cannot be guaranteed.

To a lesser degree, the output voltage is also affected by other factors such as LED current, on-resistance of the high-side switch, and DCR of the inductor.

As a general rule, switching at lower frequencies allows a wider range of V_{OUT} , and hence more flexible LED configurations.




Figure 11: Minimum and Maximum Output Voltage vs. Switching Frequency
 $(V_{IN} = 18\text{ V, minimum } t_{ON} = 100\text{ ns and } t_{OFF} = 140\text{ ns})$

If the required output voltage is lower than that permitted by the minimum t_{ON} , the controller automatically extends the t_{OFF} to maintain the correct duty cycle. This means that the switching frequency drops lower when necessary to keep the LED current in regulation.

If the LED string is completely shorted ($V_{OUT} = 0\text{ V}$), the controller continues to switch at minimum t_{ON} and does not enter into hiccup mode.

THERMAL BUDGETING

The A80800-2 is capable of supplying a 2 A current through its high-side switch. However, depending on the duty cycle, the conduction loss in the high-side switch may cause the package to overheat. Therefore care must be taken to ensure the total power loss of package is within budget. For example, if the maximum temperature rise allowed is $\Delta T = 60^\circ\text{C}$ at the device case surface, then the maximum power dissipation of the IC is 1.75 W. Assuming the maximum $R_{DS(on)(HS)} = 0.32\ \Omega$, $R_{DS(on)(LS)} = 0.24\ \Omega$, and a duty cycle of 70%, then the maximum LED current is limited to 2 A approximately.

FAULT HANDLING

The A80800-2 is designed to handle the following faults:

- Pin-to-ground short
- Pin-to-neighboring pin short
- Pin open
- External component open or short
- Output short to ground

LED OPEN/OUTPUT SHORT FAULTS

Referring to the fault function block diagrams below, LED open fault is masked when V_{IN} is below the pre-set adjustable threshold at FDSET pin or ADIM is below 264 mV. When FDSET is below REF1 or ADIM is below 264 mV with asserting fault flag (FFn = Low), the fault flag keeps asserted if open LED fault exists. Only when FDSET is above REF1 and ADIM is above 264 mV, then the Open fault is detected by checking current sensing voltage V_{CSREG} and duty cycle.

Note that FDSET is a high-impedance pin and should not be left floating. If V_{IN} monitoring is not required, tie the FDSET pin either to GND (LED open fault is always masked) or to VCC (LED open fault is never masked).

LED open fault forces the regulator into hiccup mode and assert the fault flag, and then the fault flag remains asserted during the remaining hiccup mode periods. Once the LED open fault disappears, the fault flag goes high after the hiccup mode period when PWM is high. (refer to Figure 12 and Table 1).




Figure 12a: Simplified Faults Block Diagram




Figure 12b: LED Open Fault Timing Diagram

Table 1: LED Open Fault Truth Table

FDSET	ADIM	FFn ⁿ	LED Open Fault Event?		PWM	FFn ⁿ⁺¹
			$V_{CSREG} < 25\% \times i_{LED}$	Max Duty		
High	High	x	No Open Fault		High	1
High	High	x	Yes, Open Fault		High	0
Low	x	1	x		x	1
x	Low	1	x		x	1
Low	x	0	Yes, Open Fault		x	0
x	Low	0	Yes, Open Fault		x	0
Low	x	0	No Open Fault		High	1
x	Low	0	No Open Fault		High	1

FDSET high means $FDSET > REF1$; FDSET low means $FDSET < REF1$;
 ADIM high means $ADIM > 264 \text{ mV}$; ADIM low means $ADIM < 264 \text{ mV}$.

When an output short fault occurs, such as LED shorted to ground or output capacitor shorted to ground, FFn is flagged as V_{OUT} drops below 1.5 V and ADIM voltage is above 264 mV; but the regulator does not enter into Hiccup mode and works continuously. When the short is removed, the A80800-2 returns to normal operation.

When an LED open/short fault occurs, the FAULT pin is flagged if the fault remains active after a deglitch period (t_{FDG}). A mask timer (t_{MASK}) is also introduced whenever PWM signal goes from low to high. During this mask time, faults are not detected, so the fault is not detected when the PWM pulse width is less than this mask time. When PWM goes low, the fault flag is latched. The fault flag keeps prior state when PWM is low.

The fault deglitch time is fixed; and the fault mask time is also fixed (refer to “Electrical Characteristics” table). The LED open/short fault timing diagrams are illustrated below:




Figure 13a: LED Short Fault Timing Diagram Overview






Figure 13b: LED Open Fault Timing Diagram Overview

The basic timing configurations are detailed below for LED open/short faults:


Case 1: LED Open/Short Event is outside Mask Timer at PWM = H




Case 2: LED Open/Short Event is within Mask Timer at PWM = H





Case 3: LED Open/Short Event is close to PWM ↓ at PWM = H





Case 4: LED Open/Short Event is at PWM = L





Case 5: LED Open/Short Removed at PWM = L



Case 6: LED Open/Short Removed outside Mask Timer at PWM = H



Case 7: LED Open/Short Removed within Mask Timer at PWM = H



* Current to regulation timer is 256 switching cycles.

SYSTEM FAILURE DETECTION AND PROTECTION DEMONSTRATION




Figure 14: Demonstration of various possible fault cases in an application circuit

Table 2: System Failure Mode Table (partial)

Failure Mode	Symptom Observed	FAULT flag asserted?	A80800-2 Response
Inductor open	Dim light from LED	Yes [1]	When V_{IN} is below preset $FDSET$ setting, regulator switches at maximum duty cycle; when V_{IN} is above $FDSET$ setting, regulator enters hiccup mode with 1 ms retry period.
Inductor shorted	Dim light from LED	Yes	Current spike trips SW OCP and turns off switching, entering Hiccup mode with about 1 ms retry period.
Sense resistor open	Dim light from LED	Yes	High differential sense voltage causes IC to shut off switching, entering Hiccup mode with about 1 ms retry period.
Sense resistor shorted	Dim light from LED	Yes	Triggers SW OCP fault, entering Hiccup mode with about 1 ms retry period.
LED string open [1]	No light from LED	Yes [1]	Enter hiccup mode with about 1 ms retry period.
LED Strings shorted [2] (Either LED shorted to GND or Output cap shorted to GND) < 1.5 V	No light from LED	Yes	Continues switching at minimum TON; regulator does not enter hiccup mode.
Output cap open	Normal light from LED	No	Normal operation (since IC only monitors inductor current)
Boot capacitor open	Dim light from LED	Yes	IC attempts to switch but cannot fully turn on SW.
Boot capacitor shorted	No light from LED	No	IC detects undervoltage fault across BOOT capacitor and does not start switching.
TON resistor open or shorted	No light from LED	Yes	Switching is halted until fault is removed. (IC retest the pin every ~1 ms in fault mode)
VCC overcurrent or pin shorted to GND	No light from LED	No	IC shuts off and may not recover after fault is removed. Power-cycling or EN = L/H is required to restart the IC.

[1] For LED open fault, the fault flag is not asserted when V_{IN} is below preset mask threshold, ADIM is below 0.264 V or PWM dimming pulse width is below fault mask timer.

[2] For LED short fault, the fault flag is not asserted when ADIM is below 0.264 V or PWM dimming pulse width is below fault mask timer.

CLAMP DIODES FOR LED OPEN/SHORT PROTECTION

Refer to Figure 15. Depending on input voltage and component selection, it may be required to add clamp diodes D1 and D2 to prevent potential damages during fault conditions. This is summarized by the table below:

Table 3

V_{IN}	C_{LED}	D1 Required?	D2 Required?	Protection Against
<40 V		NO	NO	
>40 V	Small (~0.1 μ F)	YES	YES	LED string open/short fault
	Large (~2.2 μ F)	YES	NO	Pre-biased C_{LED} at startup

D1 and D2 are 60 V Schottky diodes rated 1 A or higher. Choose diodes with low forward drop, such that $V_F < 0.6$ V at $I_F = 1$ A and $T_J = 25^\circ\text{C}$.

Why D1 is Required

Consider fault scenario #1: The LED driver was running at full load, but then the LED string connector suddenly becomes intermittently open or shorted to GND.

- When the connector is open, C_{LED} is charged up to its maximum voltage ($V_{OUT} = V_{IN}$).
- Next, when the connector is shorted to GND, an LC resonance circuit is formed between C_{LED} and L_S (stray inductance of connecting cables), causing V_{OUT} to swing from positive to negative.
- When V_{OUT} falls more than one PN junction drop ($V_D = \sim 0.6$ V @ 25°C) below GND, ESD protection diodes at CSH and CSL pins start to conduct. But they are not designed to handle large forward currents and may become damaged.

- By adding an appropriate D1, voltages at CSH and CSL pins are safely clamped at less than one V_D below GND.

Next, consider fault scenario #2: The LED driver was running, then it was shut down for a few seconds and restarted.

- C_{LED} is pre-biased to several volts due to the remaining charge from previous operation.
- At startup, the IC must turn on the buck converter low-side MOSFET to charge up the BOOT capacitor voltage.
- Inductor current starts to flow backward from C_{LED} through L1 and L_S MOSFET.
- An LC resonance circuit is formed between C_{LED} and L1, causing V_{OUT} to swing from positive to negative.
- When V_{OUT} falls more than one V_D below GND, the ESD protection diodes at CSH and CSL pins start to conduct, but they are not designed to handle large forward currents and may become damaged.
- By adding an appropriate D1, voltages at CSH and CSL pins are safely clamped to less than one V_D below GND.

Why D2 is Required

Consider fault scenario #3: The LED driver was running at full load, but then the LED string suddenly becomes open.

- Energy stored in the inductor L1 continues to dump into C_{LED} .
- If C_{LED} is small (such as 0.1 μ F), this energy can build up a high V_{OUT} exceeding absolute maximum ratings of the CSH and CSL pins.
- By adding an appropriate D2, voltages at CSH and CSL pins are safely clamped to less than one V_D above V_{IN} .




Figure 15: Clamp diodes D1 and D2 may be added for protection in case of LED open/short faults

COMPONENT SELECTIONS

The inductor is often the most critical component in a buck converter. Follow the procedure below to derive the correct parameters for the inductor:

1. Determine the saturation current of the inductor. This can be done by simply adding 20% to the average LED current:

$$i_{SAT} \geq i_{LED} \times 1.2.$$

2. Determine the ripple current amplitude (peak-to-peak value). As a general rule, ripple current should be kept between 10% and 30% of the average LED current:

$$0.1 < i_{RIPPLE(pk-pk)} / i_{LED} < 0.3.$$

3. Calculate the inductance based on the following equations:

$$L = (V_{IN} - V_{OUT}) \times D \times t / i_{RIPPLE}, \text{ and}$$

$$D = V_{OUT} / V_{IN},$$

where

D is the duty cycle, and
t is the period $1/f_{SW}$.

OUTPUT FILTER CAPACITOR

The A80800-2 is designed to operate in current regulation mode. Therefore, it does not require a large output capacitor to stabilize the output voltage. This results in lower cost and smaller PCB area. In fact, having a large output capacitor is not recommended.

In most applications, however, it is beneficial to add a small filter capacitor (around 0.1 μ F) across the LED string. This capacitor serves as a filter to eliminate switching spikes seen by the LED string. This is very important in reducing EMI noises, and may also help in ESD testing.

In PWM dimming operation and when V_{IN} is above 40 V, it is suggested to use a 0.047 μ F output capacitor, as described in the “Enable and Dimming” section.

ADDITIONAL NOTES ON RIPPLE CURRENT

- For consistent switching frequency, it is recommended to choose the inductor and switching frequency to ensure the inductor ripple current percentage is at least 10% over normal operating voltage range (ripple current is lowest at lowest V_{IN}).
- If ripple current is less than 10%, the switching frequency may jitter due to insufficient ripple voltage across CSH and CSL pins. However, the average LED current is still regulated.
- For best accuracy in LED current regulation, a low current ripple of less than 20% is required.
- There is no hard limit on the highest ripple current percentage allowed. A 40% ripple current is still acceptable, as long as both

the inductor and LEDs can handle the peak current (average current \times 1.2 in this case). However, higher ripple current percentage affects the accuracy of LED current, and limits the minimum current that can be regulated when using ADIM.

- In general, allowing a higher ripple current percentage enables lower-inductance inductors to be used, which results in smaller size and lower cost.
- If lower ripple current is required for the LED string, one solution is to add a small capacitor (such as 1 to 2.2 μ F) across the LED string from LED+ to ground. In this case, the inductor ripple current remains high while the LED ripple current is greatly reduced.
- The effectiveness of this filter capacitor depends on many factors, such as: switching frequency, inductors used, PCB layout, LED voltage and current, and so forth.
- The addition of this capacitor introduces a longer delay in LED current during PWM dimming operation. Therefore, the accuracy of average LED current is reduced at short PWM on-time.

INDUCTOR SELECTION CHART

The chart in the figure below summarizes the relationship between LED current, switching frequency, and inductor value. Based on this chart: assuming LED current = 1 A and $L = 22 \mu$ H, then minimum $f_{SW} = 0.68$ MHz in order to keep the ripple current at 20% or lower. If the switching frequency is lower, then a larger inductance must be used to meet the same ripple current requirement.





Figure 16: Minimum switching frequency vs. LED current, given different inductance used
($V_{IN} = 12$ V, $V_{OUT} = 6$ V, ripple current = 20%)

Effects of Output Capacitor on LED Ripple Current



Without output capacitor:
The same inductor ripple current flows through sense resistor and LED string.

With a small capacitor across LED string:
Ripple current through LED string is reduced, while ripple voltage across R_{SENSE} remains high.

Figure 17: Using an Output Filter Capacitor to Reduce Ripple Current in LED String

APPLICATION CIRCUIT DIAGRAMS





Figure 18: Application Circuit Example for A80800-2
(LED current = 1 A, 500 kHz)

APPLICATION CIRCUIT DIAGRAMS (continued)



**Figure 19: Using 2 (or more) A80800-2 in parallel to drive the same LED string.
Total LED current is the sum of currents from each LED driver.
(Note: each LED driver shares the same VIN and ADIM as illustrated).**


PACKAGE OUTLINE DRAWING

For Reference Only – Not for Tooling Use

(Reference JEDEC MO-153 ABT; Allegro DWG-0000379, Rev. 3)

Dimensions in millimeters – NOT TO SCALE

Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown



- Terminal #1 mark area
- Exposed thermal pad (bottom surface)
- Reference land pattern layout (reference IPC7351 SOP65P640X110-17M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
- Branding scale and appearance at supplier discretion

Standard Branding Reference View

Line 1, 2 = 7 characters
Line 3 = 5 characters

Line 1: Part Number
Line 2: Logo A, 4 digit Date Code
Line 3: Characters 5, 6, 7, 8 of Assembly Lot Number

Package LP, 16-Pin TSSOP with Exposed Thermal Pad

REVISION HISTORY

Number	Date	Description
–	October 4, 2024	Initial release

Copyright 2024, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com