


FEATURES AND BENEFITS

- · AEC-Q100 qualified
- Speed curve configuration via EEPROM
- I²C serial port
- Sinusoidal modulation for reduced audible noise and low vibration
- Sensorless (no Hall sensors required)
- Low R_{DS(ON)} power MOSFETs
- PWM or analog speed input
- · FG speed output
- · Slew rate control
- Lock detection
- · Soft start
- Low power standby mode
- Overcurrent protection
- Overvoltage protection

PACKAGE:



Not to scale

with exposed thermal pad and wettable flank 5 mm × 5 mm × 0.90 mm (ET package)

28-contact QFN

DESCRIPTION

The A89304 is a single-chip solution to address a wide range of cooling fan systems, including ADAS GPU/CPU cooling, infotainment, and HUD, as well as auxiliary cooling fans and pumps. It has a fully integrated sensorless sinusoidal algorithm with integrated closed-loop speed control; no software programming is required. This allows for system design in a very tiny footprint by having integrated MOSFETs and only 5 external components required. In addition, the A89304 eliminates the need for a microcontroller. The device embeds Allegro's innovative algorithms such as Zero Torque Position Detection (ZTPD) and Automatic Phase Advance. These features not only improve startup performance but also enhance motor efficiency at high speed.

The A89304 is available in a 28-contact 5 mm \times 5 mm QFN with exposed thermal pad and wettable flank (suffix ET).

APPLICATIONS

Thermal management for:

- ADAS CPU
- Lidar
- Radar
- · Vision systems
- · LED headlamp
- HUD
- Infotainment systems




Figure 1: Typical Application

SPECIFICATIONS

SELECTION GUIDE

Part Number	Packaging	Packing
A89304KETJSR	28-contact QFN with exposed thermal pad and wettable flank	6000 pieces per 13-inch reel



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V _{BB}		-0.7 to 40	V
Logic Input Voltage Range	V _{IN}	SPD	-0.3 to 6	V
Logic Output	Vo	FG, nFAULT, TEST	-0.3 to 6	V
Output Current	I _{OUT}		3.6	Α
Output Voltage	V _{OUT}	OUTA, OUTB, OUTC	V _{BB} + 1	V
VCP	V _{CP}		$V_{BB} - 0.3 \text{ to } V_{BB} + 8$	V
CP1	V _{CP1}		-0.3 to V _{BB} + 0.3	V
CP2	V _{CP2}		$V_{BB} - 0.3 \text{ to } V_{CP} + 0.3$	V
Maximum EEPROM write cycles	EEPROM _{W(MAX)}		1000	cycles
Junction Temperature	T _J		150	°C
Storage Temperature Range	T _{stg}		-55 to 150	°C
Operating Temperature Range	T _A	Range K	-40 to 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{ heta JA}$	28-contact QFN (package ET), on 2-sided PCB 1-in.2 copper	40	°C/W


^{*}Additional thermal information available on the Allegro website.

Table of Contents

Features and Benefits	1	Basic Operation	6
Description			
Packages		EEPROM Map	
Typical Application		Serial Port Control Option	13
Specifications		Serial Port	15
Selection Guide		I ² C Timing Diagrams	15
Absolute Maximum Ratings			16
Thermal Characteristics		Read Command	16
Pinout Diagram and Terminal List Table		Programming EEPROM	17
Electrical Characteristics		Pin Diagrams	19
	6	Package Outline Drawing	20



PINOUT DIAGRAM AND TERMINAL LIST TABLE



ET Package Pinouts

Terminal List Table

Number	Name	Function		
19	GND	Ground		
20,21,22	n/c	No connect		
23	CP1	Charge pump capacitor		
24	CP2	Charge pump capacitor		
25	VCP	Charge pump capacitor		
26	VBB	Input supply		
27,28	n/c	No connect		
1	OUTA	Motor terminal		
2	n/c	No connect		
3	LSS	Low side source connection		
4	n/c	No connect		
5	OUTB	Motor terminal		
6	OUTC	Motor terminal		
7,8,9,10,11	n/c	No connect		
12	VREF	Reference voltage output		
13	n/c	No connect		
14	TEST	Logic output signal		
15	nFAULT	Logic output signal		
16	n/c	No connect		
17	SPD	Logic input – speed demand		
18	FG	Logic output signal		
_	PAD	Exposed pad for enhanced thermal dissipation		




Sensorless BLDC Fan Driver IC for High Temperature Applications

ELECTRICAL CHARACTERISTICS: Valid for $T_A = -40^{\circ}\text{C}$ to 150°C, $V_{BB} = 4$ to 40 V, unless noted otherwise

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
GENERAL	·		`	,		
VPP Complex Compared	I _{BB}	Active mode (PWM duty < DC_ON)		13.5	15	mA
VBB Supply Current	I _{BBS}	V _{BB} = 34 V, standby mode	_	10	50	μA
Reference Voltage	V _{REF}	I = 0 to 2 mA, V _{BB} = 6 to 40 V	3.15	3.3	3.45	V
Charge Pump	V	Relative to V _{BB} , V _{BB} = 8 V	6.5	7.2	7.7	V
Charge Fullip	V _{CP}	Relative to V _{BB} , V _{BB} = 4 V	3.5	3.7	_	V
POWER DRIVER						
		I = 1.5 A, T _J = 25°C, V _{BB} = 12 V	_	510	_	mΩ
Total Driver On-Resistance		I = 1.5 A, T _J = 150°C, V _{BB} = 12 V	_	855	965	mΩ
(Sink + Source)	R _{DS(ON)}	I = 1.5 A, T _J = 25°C, V _{BB} = 4 V	_	680	_	mΩ
		I = 1.5 A, T _J = 150°C, V _{BB} = 4 V	_	1070	1350	mΩ
Source Driver On-Resistance	R _{DS(ON)SRC}	T _J = 150°C, V _{BB} = 12 V	_	428	_	mΩ
Sink Driver On-Resistance	R _{DS(ON)SNK}	T _J = 150°C, V _{BB} = 12 V	_	428	_	mΩ
Motor PWM Frequency	f _{PWM}		23.52	24.5	25.48	kHz
SPEED CONTROL	'					
PWM Input Frequency Range	f _{PWMIN}		34	_	65000	Hz
Duty Cycle On Threshold	DC _{ON}	Relative to target	-0.5	_	0.5	%
Duty Cycle Off Threshold	DC _{OFF}	Relative to target	-0.5	_	0.5	%
SPD Standby Threshold (Analog)	V _{SPDTH}		0.43	0.7	1	V
SPD On Threshold	V _{SPDON}	DC _{ON} = 10%	210	240	270	mV
SPD Off Threshold	V _{SPDOFF}	DC _{OFF} = 8%	160	190	220	mV
SPD Max	V _{SPDMAX}		-	2.49	_	V
SPD ADC Resolution	V _{SPDLSB}		_	4.892	_	mV
SPD ADC Accuracy	SPD _{ACC}	V_{BB} = 12 V, V_{SPD} = 0.2 V to V_{SPDMAX}	-10	_	10	LSB
Speed Setpoint	f _{SPD}	Duty cycle input	-5	_	5	%

^[1] Specified limits are tested at a single temperature and assured over temperature range by design and characterization.





ELECTRICAL CHARACTERISTICS (continued): Valid for $T_A = -40$ °C to 150°C, $V_{BB} = 4$ to 40 V, unless noted otherwise

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
PROTECTION CIRCUITS			-			,
Lock Timing	t _{LOCK}	Relative to target	-5	_	5	%
VDD Lindamialtana Thuashaid		UVLO = 0, V _{BB} rising	3.7	3.85	4	V
VBB Undervoltage Threshold	V _{BBUVLO}	UVLO = 1, V _{BB} rising	8.4	8.65	9.02	V
VPP Hadamaltana Hustanasia		UVLO = 0	160	300	480	mV
VBB Undervoltage Hysteresis	V _{BBHYS}	UVLO = 1	1.8	2	2.2	V
Overcurrent Limit	I _{OCL}	V _{BB} = 8 V	2.5	3	3.5	Α
Overcurrent Protection	I _{OCP}		3.94	7	_	Α
VPP Overveltege	V _{BBOV}	VBBOV = 0, V _{BB} rising	18.2	19	19.8	V
VBB Overvoltage		VBBOV = 1, V _{BB} rising	36.8	37.5	39.3	V
VBB Overvoltage Hystersis	V _{BBOVHYS}		1.5	2	2.5	V
VREF UVLO	V _{REFUVLO}	V _{REF} rising	2.9	3	3.15	V
VREF UVLO Hystersis	V _{REFHYS}		150	250	350	mV
VREF Overcurrent Limit	V _{REFOCL}	V _{BB} = 12 V	30	65	120	mA
VCP UVLO	V _{CPUVLO}	V _{CP} rising	2.5	2.75	3.0	V
VCP UVLO HYS	V _{CPUVLOHYS}		_	110	_	mV
Thermal Shutdown Temperature	T _{JTSD}	Temperature increasing	165	175	185	°C
Thermal Shutdown Hysteresis	ΔT _J	Recovery = $T_{JTSD} - \Delta T_{J}$	_	10	_	°C
LOGIC/INPUT OUTPUT/I ² C						
Logic Input Current (SPD, FG)	I _{IN}	V _{IN} = 0 to 5.5 V	-5	<1	5	μA
Logic Input Low Level	V _{IL}		0	_	0.8	V
Logic Input High Level	V _{IH}		2	_	5.5	V
Logic Input Hysteresis	V _{HYS}		200	300	600	mV
Output Saturation Voltage (FG, RD)	V _{SAT}	I = 5 mA	_	_	0.3	V
Output Leakage	I _{OUT}	V = 5.5 V, switch OFF	_	_	5	μΑ
I ² C TIMING						
SCL Clock Frequency	f _{CLK}		8	-	400	kHz
Bus Free-Time Between Stop/Start	t _{BUF}		1.3	_	_	μs
Hold Time Start Condition	t _{HD:STA}		0.6	_	_	μs
Setup Time for Start Condition	t _{SU:STA}		0.6	_	_	μs
SCL Low Time	t _{LOW}		1.3	_	_	μs
SCL High Time	t _{HIGH}		0.6	-	_	μs
Data Setup Time	t _{SU:DAT}		100	_	_	ns
Data Hold Time	t _{HD:DAT}		0	_	900	ns
Setup Time for Stop Condition	t _{SU:STO}		0.6	-	_	μs

^[1] Specified limits are tested at a single temperature and assured over temperature range by design and characterization.



FUNCTIONAL DESCRIPTION

Basic Operation

The A89304 targets fan applications to meet the objectives of minimal vibration, high efficiency, and the ability to customize the IC to the speed control specification.

In typical systems, an MCU is required to meet each application specification. The A89304 integrates the basic closed-loop speed control function, thus allowing elimination of the cost, PCB space, and programming requirements of a custom MCU.

For each specific application, the EEPROM settings can be created with the Allegro EVB and software.

The speed of the fan is typically controlled by variable duty cycle PWM input. The duty cycle is measured and converted to a 9-bit number. This 9-bit "demand" is translated to a PWM duty cycle applied to the motor windings, effectively a percentage of the power supply voltage.

Protection features include lock detection with restart, overcurrent limit, overvoltage protection, motor output short circuit, supply undervoltage monitor, and thermal shutdown.

Standby mode can be achieved by holding SPD pin low for longer than the programmed lock off-time.




Figure 2: Sinusoidal Drive Sequence



Sensorless BLDC Fan Driver IC for High Temperature Applications

FG. Open-drain output, represents the speed of the motor for normal operation. The electrical frequency of the motor may be different than FG output.

$$\begin{split} f_{ELEC} = & f_{FGOUT} \times NumberOfPolePairs \ / \ 2 \\ f_{FGOUT} = & f_{ELEC} \times 2 \ / \ NumberOfPolePairs \\ RPM = & f_{ELEC} \times 60 \ / \ NumberOfPolePairs \\ RPM = & 30 \times f_{FGOUT} \end{split}$$

Additionally, the FG pin serves as the data line, (SDA) for I²C communication.

SPD. Speed demand input. The demand can be in the form of duty cycle, analog voltage, or direct I²C command.

An EEPROM setting will determine choice of duty or analog input. Additionally, the SPD pin serves as the clock line (SCL) for I²C communication.

Analog control. Voltage applied to SPD pin will set speed demand. An internal 9-bit A/D converter will translate the input to a speed demand.

Applied Duty (%) = Code / 511

$$Code = V_{IN(SPD)} / 4.89 \text{ mV} + 2 \text{ where code} = [0...511]$$

TEST. Open drain output, low when motor off, high at end of open loop startup.

nFAULT. An active low output to represent the following fault conditions: VBB undervoltage, VBB overvoltage, thermal shutdown, VCP undervoltage, rotor lock, and output VDS fault (OCP).

OCL. Overcurrent limit. When the OCL level is reached, the PWM on pulses will be terminated early to prevent further increase of current.

SLEW. The motor output slew rate (dv/dt) can be reduced by adjustment of EEPROM variable SLEW.

SL	Nominal			
MSB	MSB LSB			
0	0	100		
0	1	150		

OCP. Overcurrent protection, VDS monitor. To protect from short-to-ground, shorted load, or short-to-battery conditions for the motor lines, the voltage across the power outputs is monitored at all times when the MOSFET is turned on. There will be a short blank time before the motor outputs are disabled if the overcurrent protection limit $I_{\rm OCP}$ is exceeded. The fault is latched off. EEPROM bit OCPOPT will select option to reset latch with choice of lock timeout or PWM on/off command.

Note: During the shorted event, the absolute maximum ratings may be exceeded for the blank time.

OVP. The A89304 outputs can be disabled if power supply voltage exceeds programmed threshold. With OVPOPT = 1, the outputs will remain disabled for t_{LOCK} to allow motor to coast down to slower speed. After t_{LOCK} , a normal startup will resume operation assuming V_{BB} has fallen below the hysteresis level.

VBBOV	VBBOVDIS	OVPOPT	OVPTH	OVP Function
Х	1	1	Outputs continue to run with V _{BB} > V _{BBOV}	Disabled
0	×	0	19 V	Disable outputs when V _{BB} > V _{BBOV}
0	0	1	19 V	Latch off for t _{LOCK}
1	×	0	38 V	Disable outputs when V _{BB} > V _{BBOV}
1	0	1	38 V	Latch off for t _{LOCK}

Standby Mode. A low power mode is activated if SPD pin is held low. Standby Mode will turn off all circuitry including charge pump and VREF. Upon power up, the A89304 will immediately wake up. If SPD remains low for the programmed lock time, standby mode will be activated. Standby mode can be disabled via EEPROM bit.

Lock Detect. The A89304 will turn off for the programmed time (t_{LOCK}) when the rotor is in a locked condition. A normal startup occurs after the lock timeout. EEPROM variable RETRY provides an option to count the number of lock events and prevent restart attempts after the count is exceeded. To resume operation after retry count is exceeded, PWM must be cycled OFF \rightarrow ON. Lock event count can also be triggered by thermal shutdown events, OVP, or OCP events.

Thermal Shutdown (TSD). The A89304 protects itself from overheating with an internal thermal monitoring circuit. If the junction temperature exceeds the upper threshold T_{JTSD} , the outputs will be disabled, and a lock timeout will be triggered. Device temperature must fall below the hysteresis level, ΔT_J , to allow a normal restart sequence.

EEPROM Security. EEPROM can be password protected to prevent readback of the stored configuration. The IC will be shipped without password protection. Sequence to protect IC:

- 1. Power up.
- Write 16-bit number to EEPROM register 7 per normal I²C EEPROM sequence.
- 3. Remember this password.
- 4. Power down.



FLEXIBLE SPEED CURVE OPTIONS




Figure 3: Slope is set by selection of 100% speed, (MAXSPEED), and y-intercept (MINSPEED).





Figure 4: Staircase Curves





- (1) Maximum Speed (calculated from Slope of line AND Offset)
- (2) DCON
- (3) DCOFF
- (4) MINSPD1
- (5) MINSPD2
- (6) Maximum Speed2 (calculated from Slope of line AND Offset)
- (7) MINDTYCLP2

Figure 5: Direction Change Based on 50% Reference



EEPROM MAP

ADDR	REG	Bits	Name	Description	Default Setting	Default Value	
0	64	15:0	Reserved	Allegro reserved	n/a		
1	65	15:0	Reserved	Allegro reserved	n/a		
2	66	15:0	Reserved	Allegro reserved	n/a		
3	67	15:0	Reserved	Allegro reserved	n/a		
4	68	15:0	CAS	Customer Code	n/a		
5	69	15:0	Reserved	Allegro reserved	n/a		
6	70	15:0	Extra	For customer use	n/a		
7	71	15:0	PASSWORD	Password	n/a		
		3:0	MAXDTYCLP	Range = 100% to 76.5%, LSB = 1.56%	100%	0	
	8 72	9:4	MINDTYCLP	Range = 0 to 50% LSB = 0.8%	0%	0	
8		13:10	DCDISTH	Range = 100% to 76.7%, LSB = 1.56% DCDISTH(%) = 100% – (code – 1) × 1.56%	Disabled	0	
		15:14	DCDISHYS	0.8% / 1.6% / 2.4% / 3.2%	0.8%	0	
	70	8:0	STRTDMD	Range = 0 to VBBRNG, LSB = VBBRNG / 511	1.41 V	38	
9	73	15:9	DMDPOST	Range=0 to 100%, LSB = 0.8%	87.4%	111	
40	74	7:0	TCOAST	Coast time for brake or dir change	3 seconds	30	
10	74	15:8	OPNLPMAX	Max speed limit for open loop mode	15104 rpm	59	
44	75	7:0	ACCELT	Range = 0 to 20.4 seconds, LSB = 80 ms	760 ms	19	
11	75	15:8	ACCEL	Range = 0 to 99.6 Hz/s LSB = 0.78	37.5 Hz/s	96	
40	70	7:0	DCON	Range = 0 to 100% LSB = 0.4%	9.8%	25	
12	76	/6	10:8	DCHYS	Range = 0.8 to 6.25% LSB = 0.8%	2.9%	3
		3:0	DMDRMPAL	Range = 3.8 to 63.8 ms/count, LSB = 3.8	23.8 ms/count	5	
13	77	7:4	DMDRMPAH	Range = 1.9 to 32/count, LSB = 1.9	5.8 ms/count	2	
13	''	11:8	DMDRMPDL	Range = 3.8 to 63.8 ms/count, LSB = 3.8	27.8 ms/count	6	
		15:12	DMDRMPDH	Range = 3.8 to 63.8 ms/count, LSB = 3.8	27.8 ms/count	6	
		6:0	KP	Closed Loop Kp	16	16	
14	78	7	PIGAIN	0:low Speed, 1:high Speed	0	0	
		15:8	KI	Closed Loop	12	12	
15	79	7:0	MAXSPD	Maximum Electrical Frequency	509 Hz	24	
15	13	15:8	TLOCK	0 to 25.5 seconds	5 seconds	50	
16	80	13:0	SPDSLP1	Calculated Slope of Speed Curve	10000 rpm Maxspeed	1252	
17	81	11:0	MINSPEED	Range = 0 to 4096, res = 1 rpm	0 rpm	0	
.,	01	15:12	TRAPDTY	Duty to switch to trap drive LSB = 6.25%	Sine Only	0	
		0	CL	Speed Control Mode 0 = OpenLoop, 1 = Closed	Open	0	
		1	DIR	$0 = A \rightarrow C \rightarrow B, 1 = A \rightarrow B \rightarrow C$	$A \rightarrow C \rightarrow B$	0	
		2	UVLO	0 = Low (3.85 V), 1 = High (8.65 V)	High	1	
		3	SPDSEL	Speed Control Select 0 = PWM Duty, 1 = Analog	PWM	0	
		6:4	PP	Pole Pair = PP+1	2 Pole-Pair	1	
18	82	8:7	ALIGN	$0:3 \rightarrow 500 \text{ ms} / 1 \text{ second} / 1.5 \text{ seconds} / 2 \text{ seconds}$	1 second	1	
		9	OVPOPT	0: disable, 1: lock detect	Lock Detect	1	
		10	SLEW	Output dv/dt select	100 ns	0	
		11	Unused	Must Set to 0	n/a	0	
		13:12	BEMFHYS	Bemf Hys Level for Startup	40 mV	1	
		14	SOWAUTO	Initial Value of Window	21 degrees	1	
		15	OCPOPT	0 = Reset after Tlock, 1= After PWM on/off	Tlock	0	

Continued on next page...



EEPROM MAP (continued)

ADDR	REG	Bits	Name	Description	Default Setting	Default Value
		0	STBYDIS	Standby Mode 0 = Enable, 1 = Disable	Disabled	1
		1	PWMF	Motor PWM Selection	24 kHz	0
		2	DTYIN	0: Low F (34hz), 1: High F	Low	0
		4:3	BEMFILT	Time Filter	4 µs	0
		5	TCENB	Temperature Compensation 0: Off, 1: On	Disabled	0
		6	WINDMILL	0: Resynchronize, 1: brake until stop	Resynchronize	0
19	83	7	POSTCOAST	0 = 500 ms, 1 = 100 ms	500 ms	0
		9:8	DITHDT	Dither time (ms per step)	1.3	0
		11:10	DITHSTP	Dither number of steps	8	0
		12	DITHENB	0 = Disabled, 1 = Enable dither function	Disabled	0
		13	VBBOVDIS	0 = Enable, 1 = Disable	Enabled	0
		14	VBBOV	0 = 19 V, 1 = 38 V	19 V	0
		15	VBBRNG	0 = 19 V, 1 = 38 V	19 V	0
		0	DTYINV	0 = Normal, 1 = Invert	Normal	0
		1	Reserved	Allegro Reserved – Set to One	1	1
		2	STAIR	1 = Enable Staircase	Disabled	0
		3	DIR50	1: Enable Direction change based on 50% duty	Disabled	0
20	84	4	BRKOFF	0 = coast, 1 = Brake	Disabled	0
		6:5	STRT	0 = Align, 1 = One cycle, 2 = IPD-ZT, 3 = IPD-T	One Cycle	1
		7	IPDTOPT	0 = Slow Decay, 1 = Fast Decay	Slow	0
		8	Reserved		Set to 1	1
		14:9	DUTYC	Range = 0 to 100%, LSB = 1.56%	60.86%	38
21	85	7:0	SPEEDA	Range = 0 to 8160, RES 32 rpm	2016 rpm	63
21	00	15:8	SPEEDB	Range = 0 to 8160, RES 32 rpm	3008 rpm	94
22	86	7:0	SPEEDC	Range = 0 to 8160, RES 32 rpm	4000 rpm	125
22	00	15:8	SPEEDD	Range = 0 to 8160, RES 32 rpm	4992 rpm	156
23	87	5:0	DUTYA	Range = 0 to 100%, LSB = 1.56%	20.16%	12
23	01	13:8	DUTYB	Range = 0 to 100%, LSB = 1.56%	40.51%	25
24	88	11:0	MINSPD2	Range=0 to 4096, res = 1 rpm (DIR50 mode)	0	0
24	00	15:12	RETRY	Number of retry attempts when rotor locked (0 = function disabled)	Disabled	0
25	89	13:0	SPDSLP2	Calculated Slope of Speed Curve (DIR50 and dual slope mode)	10000 rpm Maxspeed	1252
		5:0	MINDTYCLP2	Range = 0 to 50%, LSB = 0.8% (DIR50)	0	0
26	90	13:6	SLPSWDTY	Slope Switch Duty for dual slope mode	Disabled	0
		15:14	Unused		n/a	
27	91	15:0	SLPSWRPM	Slope Switch rpm for dual slope mode	0	0
28	92	15:0	Reserved	Allegro Reserved - Locked	n/a	n/a
29	02	7:0	IPDRMP	Duty Ramp for IPD-T	10 ms	9
79	93	15:8	STRTF	Frequency for 1-cycle startup Mode	1 Hz	16
30	94	15:0	Reserved	Allegro Reserved – Must be Set to Zero	0	0
31	95	15:0	Reserved	Allegro Reserved - Locked	n/a	n/a



Sensorless BLDC Fan Driver IC for High Temperature Applications

SERIAL PORT CONTROL OPTION

Normally the IC is controlled by duty cycle input and uses the EEPROM data that is stored to create the speed curve profile. However, it is possible to use direct serial port control to avoid programming EEPROM.

When using direct control, the input duty cycle command is replaced by writing a 9-bit number to register 165.

Example:

REGADDR[data]: (in decimal)

 $165[511] \rightarrow \text{Duty} = 100\%$

 $165[102] \rightarrow \text{Duty} = 102 / 511 = 20\%$

Upon power up, the IC defaults to duty cycle input mode. To use serial port mode, the internal registers should be programmed before turning the part on. The sequence to use serial port mode is:

- 1. Drive FG and SPD pins low*
- 2. Power-up IC
- 3. Program registers for parameter setting that correspond to each of the EEPROM memory locations.
 - A. REGADDR = 64 + EEPROM ADDR.
 - B. Program register addresses 72 to 94 corresponding to EEPROM addresses 8 to 30.
 - C. It may be helpful to use the GUI text file to help define the hex data for each of the EEPROM addresses.
- 4. Write to register 165 to start motor
- * Note: If SPD is not driven low before power up, motor will try to start immediately as the default high value will demand 100% on signal.



Sensorless BLDC Fan Driver IC for High Temperature Applications

I²C Control Registers

REG	Bits		Function	Description
165	[8:0]	r/w	Speed Demand Input	Duty (%) = code / 511
128	[8:0]	r	Duty applied	Actual demand to the motor windings
138	[7:0]	r	Die temp	Temp °C = 3 + (CODE - 133) / 2
144	[15:0]	r/w	Number of startup failures	Cleared by writing zero or powerup
145	[15:0]	r/w	Number of startup attempts	Cleared by writing zero or powerup
147	[9:0]		Fault Status	
	0	r	Low-side VDS A	
	1	r	Low-side VDS B	
	2	r	Low-side VDS C	
	3	r	High-side VDS A	
	4	r	High-side VDS B	
	5	r	High-side VDS C	
	6	r	TSD	
	7	r	Charge Pump UVLO	
	8	r	VBB UVLO	
	9	r	VBB Overvoltage	
148	[15:0]		Lock detect criteria	
	0	r	Switch Over Error	
	1	r	Too Slow	
	2	r	Too Fast	
	3	r	Out of Sync	
	4	r	Bad Acceleration	
	5	r	Windmill Error	
	6	r	Max Phase Advance	
	14:7		Unused	
	15	w	Clear	Write 1 to clear the latched faults



Serial Port

The A89304 uses standard fast mode I²C serial port format to program the EEPROM or to control the IC speed serially. The serial port can be used for startup configuration, fault readback, direction control, or input duty request. The SPD pin functions as the clock (SCL) input, and the FG pin is the data line (SDA). No special sequence is needed to begin transferring data. If the motor is running, the FG may pull then data line low while trying to initialize into serial port mode. Once an I²C command is received, the SPD input is ignored, and the motor will turn off as if a PWM duty command of 0% was sent.

The A89304 7-bit slave address is 0x55.

I²C Timing Diagrams




Figure 6: Start and Stop Conditions

Figure 7: Clock and Data Bit Synchronization




Figure 8: I²C-Compatible Timing Requirements



Write Command

- 1. Start Condition
- 2. 7-bit I²C Slave Address (Device ID) 1010101, R/W Bit = 0
- 3. Internal Register Address
- 4. 2 data bytes, MSB first
- 5. Stop Condition




Figure 9: Write Command

Read Command

- 1. Start Condition
- 2. 7-bit I^2C Slave Address (Device ID) 1010101, R/W Bit = 0
- 3. Internal Register Address to be read
- 4. Stop Condition
- 5. Start Condition
- 6. 7-bit I²C Slave Address (Device ID) 1010101, R/W Bit = 1
- 7. Read 2 data bytes
- 8. Stop Condition




Figure 10: Read Command



Programming EEPROM

The A89304 contains 32 words of 16-bit length. The EEPROM is controlled with the following I²C registers. Refer to application note for EEPROM definition.

Table 1: EEPROM Control – Register 161 (Used to control programming of EEPROM)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	RD	WR	ER	EN

Bit	Name	Description			
0	EN	Set EEPROM voltage required for writing or erasing			
1	ER	Sets mode to erase			
2	WR	Sets mode to write			
3	RD	Sets mode to read			
15:4	15:4 n/a Do not use; always set to zero during programming process				

Table 2: EEPROM Address - Register 162 (Used to set the EEPROM address to be altered)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0			ADDRES		

Bit	Name	Description
4:0	eeADDRESS	Used to specify EEPROM address to be changed.
15:5	n/a	Do not use; always set to zero during programming process

Table 3: EEPROM Dataln - Register 163 (Used to set the EEPROM new data to be programmed)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	eeDATAin														

Bit	Name	Description
15:0	eeDATAin	Used to specify the new EEPROM data to be changed



Table 4: DataOUT - Register 164 (Used for read operations)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							eeDA	TAout							

Bit	Name	Description
15:0	eeDATAout	Used to readback EEPROM data from address defined in register 162

There are 3 basic commands: Read, Erase, and Write. To change the contents of a memory location, the word must be first erased. The EEPROM programming process (writing or erasing) takes 12 ms per word.

Each word must be written individually.

Example #1: Write EEPROM address 5 to 261 (0x0105)

1) Erase the word

I²C Write REGADDR[Data] ; comment

a. 162[5] ; set EEPROM address to erase

b. 163[0] ; set 0000 as Data In

c. 161[3] ; set control to Erase and Voltage Highd. Wait 12 ms ; requires 12 ms High Voltage Pulse to Write

2) Write the new data

a. 162[5] ; set EEPROM address to write

b. 163[261] ; set Data In = 261

c. 161[5] ; set control to Write and Set Voltage Highd. Wait 12 ms ; requires 12 ms High Voltage Pulse to Write

Example #2: Read EEPROM address 5 to confirm correct data properly programmed

1) Read the word

a. 5[I2C Read] ; set EEPROM address to read



PIN DIAGRAMS




Figure 11: Pin Diagrams



PACKAGE OUTLINE DRAWING




Figure 12: Package ET, 28-Contact QFN with Exposed Pad and Wettable Flank



Sensorless BLDC Fan Driver IC for High Temperature Applications

Revision History

Number	Date	Description
_	October 11, 2019	Initial release

Copyright 2019, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

