

FEATURES AND BENEFITS

- ASIL Compliant: ASIL A safety element out-of-context (SEooC) developed in accordance with ISO 26262, when used as specified in the safety manual
 - · Internal diagnostics and a defined Safe State
 - A²-SILTM documentation available
- Highly programmable
 - Magnetic polarity, switch points, and hysteresis
 - Temperature coefficient (supports SmCo, NdFeB, and ferrite magnets)
 - Output polarity and current levels
- Reduces module bill of materials (BOM) and assembly cost
 - Integrated overvoltage clamp (40 V load dump) and reverse-battery diode
 - Integrated series resistor and bypass capacitor (UC package)
 - · Enables PCB-less sensor modules



Continued on the next page...

PACKAGES



DESCRIPTION


APS11900 devices are highly programmable, two-wire planar Hall-effect sensor integrated circuits (ICs) developed in accordance with ISO 26262. They include internal diagnostics and support a functional safety level of ASILA. The enhanced two-wire current-mode interface provides interconnect open/short diagnostics and adds a safe state to communicate diagnostic data while maintaining compatibility with legacy two-wire systems. Two-wire sensors are well-suited to safety applications, especially those involving long wire harnesses.

Programming can be performed at the end of the line to optimize the sensor on a per unit or per module basis. The user can select the magnetic switch points, temperature coefficient, and hysteresis, and whether the device responds to north or south magnetic fields (unipolar switch) or both (bipolar latch or omnipolar switch). The response can be matched to SmCo, NdFeB, or low-cost ferrite magnets. There is a choice of two output current levels and either output polarity. In addition to a benchtop programmer (ASEK) for development and evaluation, universal software drivers are available to facilitate programming in a production environment.

Continued on the next page...

TYPICAL APPLICATIONS

- Automotive and industrial safety systems
- Seat position detection
- · Seat belt buckles
- Hood/trunk/door latches
- Sunroof/convertible top/tailgate/liftgate actuation
- Brake/clutch pedals
- Electric power steering (EPS)
- · Transmissions and shift selectors
- · Wiper motors



Functional Block Diagram

Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

FEATURES AND BENEFITS (continued)

- Automotive-grade ruggedness and fault tolerance
 - Extended AEC-Q100 qualification
 - Operation from -40°C to 175°C junction temperature
 - 3 to 24 V operating voltage range
 - High EMC/ESD immunity
 - · Overtemperature indication

DESCRIPTION (continued)

APS11900 sensors are engineered to operate in the harshest environments with minimal external components. They are qualified beyond the requirements of AEC-Q100 Grade 0 and will survive extended operation at 175°C junction temperature. These monolithic ICs include on-chip reverse-battery protection, overvoltage protection (40 V load dump), electrostatic discharge (ESD) protection, overtemperature detection, and an internal voltage regulator for operation directly from an automotive battery bus. These integrated features reduce the end-product bill of materials (BOM) and assembly cost.

APS11900 was developed in accordance with ISO 26262 as a hardware safety element out-of-context with ASIL A capability for use in automotive safety-related systems when integrated and used in the manner prescribed in the applicable safety manual and datasheet.

The available single inline package (SIP) with integrated discrete components (suffix UC) enables PCB-less applications by incorporating all of the electromagnetic-compatibility (EMC) protection components into the IC package. Other package options include industry-standard surface-mount small-outline transistor (SOT) packages (suffix LH) and through-hole SIP packages (suffix UA). All three packages are RoHS-compliant and lead (Pb) free with 100% matte-tin-plated leadframes.

For situations where a functionally equivalent but factory-programmed two-wire switch or latch is preferred, refer to the APS11500 and APS12400 device families, respectively.

SELECTION GUIDE

Part Number	Package	Packing ^[1]	Operating Ambient Temperature, T _A (°C)
APS11900LLHALT	3-pin SOT23-W surface mount	7-inch reel, 3000 pieces/reel	
APS11900LLHALX	3-pin SOT23-W surface mount	13-inch reel, 10000 pieces/reel	
APS11900LUAA	3-pin SIP through-hole	Bulk, 500 pieces/bag	–40 to 150
APS11900LUCDTN	3-pin SIP through-hole with integrated passive components	13-inch reel, 4000 pieces/reel	

[1] For additional packing options, contact Allegro.







SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage [1]	V _{CC}		40	V
Reverse Supply Voltage	V _{RCC}		-23	V
Magnetic Flux Density	В		Unlimited	G
Maximum Number of EEPROM Write Cycles	EEPROMW(max)		100	cycles
Maximum lumation Tanananatum	T ()		165	°C
Maximum Junction Temperature	T _J (max)	For 500 hours	175	°C
Storage Temperature	T _{stg}		-65 to 170	°C

^[1] This rating does not apply to extremely short voltage transients such as load dump and/or ESD. Those events have individual ratings specific to the respective transient voltage event. For information about EMC test results, contact your local field applications engineer.

INTERNAL DISCRETE COMPONENT RATINGS (UC Package Only)

				Chai	acteristics		
Component	Symbol	Test Conditions	Rated Nominal Resistance/Capacitance	Rated Voltage	Rated Tolerance	Rated Temp. Range	Rated Power Handling
Resistor	R _{SERIES}	In series with VCC	68 Ω	50 V	±15%	_	1/8 W
Capacitor	C _{SUPPLY}	Connected between VCC and GND	100 nF	50 V	±10%	X7R	_




PINOUT DIAGRAMS AND TERMINAL LIST TABLES


Terminal List Table (LH, UA Packages)

Number	Package	Name	Function
Nulliber	LH	UA	Function
1	VCC	VCC	Supply voltage
2	GND	GND	Ground terminal
3	GND	GND	Ground terminal

Note: For best performance, tie Pins 2 and 3 together close to the IC.








UA Package, 3-Pin SIP Pinout

Terminal List Table (UC Package)

Number	Package Name	Function
Number	UC	Function
1	VCC	Supply voltage
2	VINT	This pin reflects the internal voltage, V _{INT} , after the internal series resistor. This pin should be kept floating.
3	GND	Ground terminal



UC Package, 3-Pin SIP Pinout

Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

ELECTRICAL CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_J (max)$ and C_{BYP} = 0.01 μF , unless otherwise specified

Characteristics	Symbol	Test Conditions	,	Min.	Typ. [1]	Max.	Unit
Supply Voltage	V _{CC}	Operating, T _J < 165°C	LH and UA packages	3	-	24	V
-		Operating, T _J < 165°C	UC package	4.4 [2]	_	24	V
	V _{CC(UV)DIS}	After power-on, as V _{CC} increases, output is forced to POS until this voltage is	LH and UA packages	-	2.6	_	V
Undervoltage Leekeut [2]		reached	UC package	_	3.5	_	V
Undervoltage Lockout [2]	V _{CC(UV)EN}	After POK, when V _{CC} reduces to less	LH and UA packages	-	2.3	_	V
		than this voltage, output is forced to POS	UC package	-	3.2	_	V
	I _{CC(L1)}	$I_{CC(L1)}$ is the default $I_{CC(L)}$ current		5	-	6.9	mA
	I _{CC(L2)}				-	5	mA
Supply Current	I _{CC(H)}				_	17	mA
	I _{SAFE}	Safe current state; indicates overtemperature or EEPROM error		-	_	1.8	mA
		No bypass capacitor; C _L [3] = 20 pF	LH and UA	-	50	_	mA/µs
Output Slew Rate	dI/dt	C _{BYP} = 100 nF; C _L [3] = 20 pF	packages	_	0.22	_	mA/µs
		Internal bypass capacitor; C _L [3] = 20 pF	UC package	_	0.22	_	mA/μs
Power-On Time [4]	t _{PO}	$V_{CC} \ge V_{CC}(min), B > B_{OP}(max), B < B_{RP}(max)$	in)	_	_	70	μs
Power-On State [5]	POS	$t < t_{PO}, V_{CC} \ge V_{CC(UV)EN}$			I _{CC(H)}		mA
Chopping Frequency	f _C			_	800	_	kHz
Output Jitter (p-p)		1 kHz square wave signal		_	5	_	μs
ON-BOARD PROTECTION							
Supply Zener Clamp Voltage	V _Z	$I_{CC} = I_{CC(H)} + 1 \text{ mA, } T_A = 25^{\circ}\text{C}$		40	_	_	V
Reverse Supply Zener Clamp Voltage	V _{RZ}	$I_{CC} = -1 \text{ mA}$		-	_	-23	V
Overtemperature Shutdown	T _{SD}	Temperature increasing		_	205	_	°C
Overtemperature Hysteresis	T _{JHYS}			_	25	_	°C



^[1] Typical data is at T_A = 25°C and V_{CC} = 12 V unless otherwise noted; for design information only. [2] UC minimum V_{CC} is higher to accommodate voltage drop in the internal series resistor. UC package minimum V_{CC} is higher to accommodate voltage drop in the internal series resistor. This also affects the V_{CC(UV)}

^[3] C_L – scope capacitance.

^[4] Measured from $V_{CC} \ge V_{CC}$ (min) to valid output. [5] Power-on state is defined only when the V_{CC} slew rate is 1 V/s or greater.

Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

MAGNETIC CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_J(max)$ and $C_{BYP} = 0.01 \ \mu F$, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit [2]
Initial Operate Point	B _{OP(init)}	T _A = 25°C	60	80	100	G
Programmable Magnetic		Switch Mode, T _A = 25°C; 8 bits	±10	_	±600	Ð
Operating Point	B _{OP(range)}	Latch Mode, T _A = 25°C; 8 bits	±20	_	±600	G
Average Magnetic Step Size [3]	B _{OP(STEP)}	T _A = 25°C	2	3	4.5	G
Initial Hysteresis	B _{HYS(init)}	T _A = 25°C	5	15	30	G
Average Hysteresis Step Size [4]	B _{HYS(STEP)}	T _A = 25°C	1.5	3	5	G
Programmable Hysteresis in Switch Mode	B _{HYS(range)}	T _A = 25°C; 5 bits. Switch mode only. In latch mode, hysteresis is 2 × B _{OP}	15	-	70	G
Initial Release Point	B _{RP(init)}	T _A = 25°C	45	-	85	G
		00: Flat	_	0	_	%/°C
Switch Point Temperature	TCSEL	01: SmCo	_	-0.035	_	%/°C
Coefficient		10: NdFeB	_	-0.12	_	%/°C
		11: Ferrite. This is the default value.	_	-0.2	-	%/°C
Initial Operate Point Over	D	T _A = -40°C; default programming, ferrite temperature coefficient	65	_	113	O
Temperature	B _{OP(init)_T}	T _A = 150°C; default programming, ferrite temperature coefficient	49	-	80	G
Initial Release Point Over	В	T _A = -40°C; default programming: B _{OP(init)} = 80 G (typ) at 25°C and ferrite temperature coefficient	51	-	98	G
Temperature	B _{RP(init)_T}	T _A = 150°C; default programming: B _{OP(init)} = 80 G (typ) at 25°C and ferrite temperature coefficient	36	-	72	G
Initial Hysteresis Over	В	T _A = -40°C; default programming, ferrite temperature coefficient	5	-	30	G
Temperature	B _{HYS(init)_T}	T _A = 150°C; default programming, ferrite temperature coefficient	5	-	30	G

^[1] Typical data is at T_A = 25°C and V_{CC} = 12 V, unless otherwise noted; for design information only.



^[2] Magnetic flux density, B, is indicated as a negative value for north-polarity magnetic fields, and a positive value for south-polarity magnetic fields.

 $^{^{[3]}}$ $B_{OP(STEP)}$ is a calculated average from the cumulative programmed bits.

^[4] B_{HYS(STEP)} is a calculated average from the cumulative programmed bits.

Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

PROGRAMMING CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_J(max)$ and $C_{BYP} = 0.01 \ \mu\text{F}$, unless otherwise specified

Characteristics	Symbol	Test Condi	Test Conditions		Min.	Тур.	Max.	Unit
Switch Point Magnitude Selection Bits	BOPSEL				_	8	-	bit
Magnetic Polarity Bits	BOPPOL	The default	value is 0 fo	or south polarity.	_	1	_	bit
Unipolar/Omnipolar		I .	•	ether the device operates like a itch or latch.				
Selection Bit	UNI	E	Bit	Description	_	1	_	bit
		UNI	LATCH					
		0	Х	Omnipolar Switch	_		-	
Switch/Latch Selection Bit	LATCH	1	0	Unipolar Switch (default setting)		1		bit
		1	1	Latch				
Magnetic Hysteresis	HYS		If configured as a latch, this selection is ignored and the hysteresis is 2 × BOPSEL		_	5	_	bit
Output Current Level Selection	ICCL		If this bit = 0, ICCL = ICCL1. This is the default value. If this bit = 1, ICCL = ICCL2.			1	_	bit
Temperature Coefficient	TCSEL	The default	The default value is 11 for ferrite temperature coefficient.		_	2	_	bit
Output Polarity Bits	POL	I .	The default value is 0 for standard output polarity. See Figure 1.			1	_	bit
Customer ID	CUSTID	The default	The default value is 0.			10	_	bit
Device Lock Bits	LOCK	The default	value is 0.		_	1	_	bit




THERMAL CHARACTERISTICS: May require derating at maximum conditions; see the Applications section.


Characteristic	Symbol	Symbol Test Conditions [1]			
		Package LH, on 1-layer PCB based on JEDEC standard	228	°C/W	
Bashana Thamas Bashatana	В	Package LH, on 2-layer PCB with 0.463 in. ² of copper area each side	110	°C/W	
Package Thermal Resistance	$R_{\theta JA}$	Package UA, on 1-layer PCB with copper limited to solder pads	165	°C/W	
		Package UC, on 1-layer PCB with copper limited to solder pads	270	°C/W	

^[1] Additional thermal information is available on the Allegro website.

Power Derating Curve





Power Dissipation versus Ambient Temperature





CHARACTERISTIC PERFORMANCE DATA





FUNCTIONAL DESCRIPTION

Functional Safety

APS11900 was developed in accordance with ISO 26262 as a hardware safety element out-of-context with ASIL A capability for use



in automotive safety-related systems when integrated and used in the manner prescribed in the applicable safety manual and datasheet. APS11900 can be easily integrated into safety-critical systems requiring higher automotive safety integrity level (ASIL) ratings that incorporate external diagnostics or use measures such as redundancy. Safety documentation will be provided to support and guide the integration process. Contact your local FAE for A²-SILTM documentation: www.allegromicro.com/ASIL.


The APS11900 has internal diagnostics to check the voltage supply (an undervoltage lockout regulator) and to detect overtemperature conditions. For more information, see the Diagnostic Features section.


Operation


The APS11900 devices are two-wire EEPROM-based field-programmable planar Hall-effect devices. The user can select whether the device should respond to a north or south magnetic field (unipolar) or both (bipolar or omnipolar). There is a choice of two output current levels, $I_{CC(L1)}$ and $I_{CC(L2)}$, and the user can determine which output state applies, $I_{CC(L)}$ or $I_{CC(H)}$, when the magnetic field is present.

The difference between the magnetic operate and release points is the hysteresis, B_{HYS} . Hysteresis allows clean switching of the output, even in the presence of external mechanical vibration and electrical noise. When the device is configured as a switch, the user can program the desired hysteresis level. When configured as a latch, the hysteresis is automatically set to double the programmed operating point, B_{OP} .


The potential unipolar and omnipolar configuration options for the APS11900 when used as a switch are shown in Figure 1. The output options when configured as a latch are shown in Figure 2. The direction of the applied magnetic field is perpendicular to the branded face of the APS11900. For an illustration of magnetic sensing orientations, see Figure 3.












Unipolar North






Figure 1: Hall Switch Magnetic and Output Current Polarity Options

B- indicates increasing north polarity magnetic field strength, and B+ indicates increasing south polarity magnetic field strength.




Figure 2: Hall Latch Magnetic and Output Current Polarity Options

B- indicates increasing north polarity magnetic field strength, and B+ indicates increasing south polarity magnetic field strength.




Figure 3: Magnetic Sensing Orientations APS11900 LH (Panel A), UA (Panel B), and UC (Panel C)

Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

Power-On Behavior

The APS11900 has an internal voltage regulator with undervoltage lockout. As the device powers up, it stays in the power-on state (POS) of $I_{CC(H)}$ until the supply voltage exceeds $V_{CC(UV)DIS}$. Then, the device reads the device configuration registers from EEPROM and checks that the EEPROM values are valid by comparing the calculated error correction code (ECC) for each register to the stored ECC. After t_{PO} , the current consumption is $I_{CC(L)}$ or $I_{CC(H)}$, according to the magnetic field and the device configuration, as shown in Figure 1 and Figure 2.

Similarly, when the supply voltage decreases, the device returns to the power-on state (POS) when the supply voltage reduces to less than $V_{\text{CC(UV)EN}}$, as shown in Figure 4.

When the device powers on in the hysteresis range (less than B_{OP} and greater than B_{RP}), the output corresponds to the power-on state. In this case, the correct state is attained after the first excursion beyond B_{OP} or B_{RP} .




Figure 4: Power-On/UVLO Behavior

Diagnostic Features

When properly supplied, APS11900 always has current flowing at a specified level: $I_{CC(H)}$, $I_{CC(L)}$, or I_{SAFE} . Any current that is not within these narrow ranges is a fault condition. If there is a short, current increases so that $I_{CC} > I_{CC(H)}$ (max), outside the valid $I_{CC(H)}$ range. If there is an open, the current reduces to less than the $I_{CC(L)}$ (min), outside the valid output current range. In this way, connectivity issues between the electronic control unit (ECU) and the sensor can be easily detected.

Additionally, the APS11900 has an overtemperature feature: If the junction temperature increases beyond T_{JF} , the current is reduced to I_{SAFE} . The device current also changes to I_{SAFE} if there is an error in the EEPROM ECC, which is checked at

power-on and after an overtemperature event. There is a LOCK bit that should be set once end-of-line programming has been completed. Setting the LOCK bit prevents any change in device configuration in the field.

Any value of I_{CC} between the allowed ranges for $I_{CC(H)}$ and $I_{CC(L)}$ indicates a general fault condition.




Figure 5: Interpreting I_{CC} for System-Level Diagnostics

Temperature Coefficient and Magnet Selection

The APS11900 allows the user to select the magnetic temperature coefficient to compensate for drifts of SmCo, NdFeB, and ferrite magnets over temperature—as indicated in the Electrical Characteristics table on page 5. This compensation improves the magnetic system performance over the entire temperature range. For example, the magnetic field strength from ferrite decreases as the temperature increases from 25°C to 150°C. Due to this reduced magnetic field strength, a lower switching threshold is required to maintain switching at the same distance from the magnet to the sensor. Correspondingly, higher switching thresholds are required at cold temperatures, as low as –40°C, due to the higher magnetic field strength from the ferrite magnet.

For example, the typical ferrite compensation is -0.2%/°C. With a 25°C temperature B_{OP} switch point of 80 G, the switch point changes nominally by -0.2%/°C \times 80 \times (150°C - 25°C) = -20 G to 80 G - 20 G = 60 G at 150°C. At -40°C, the switch point changes by -0.2%/°C \times 80 \times (-40°C - 25°C) = 10 G to 80 G + 10 G = 90 G. The APS11900 compensates the switching thresholds over temperature as previously described. It is recommended that system designers evaluate their magnetic circuit over the expected operating temperature range to ensure the magnetic switching requirements are met.



Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

Applications

For the LH and UA packages, an external bypass capacitor (from 0.01 μF to 0.1 μF) should be connected (in close proximity to the Hall element) between the supply and ground of the device to reduce both external noise and noise generated by the chopper stabilization. Some applications may require additional EMC immunity, which is achieved with an enhanced protection circuit. For example, increasing the bypass capacitor from 0.01 μF to 0.1 μF improves immunity to powered ESD (ISO 10605) and direct capacitive coupling.

A series resistor and a $0.1~\mu F$ bypass capacitor are integrated into the UC package, making it easy to achieve an EMC-robust design without requirements for external components or a PCB.

Note that the bypass capacitor selection directly affects the slew rate. For the typical slew rate with 0.1 μF bypass capacitor, see the Electrical Characteristics table. A 0.01 μF bypass capacitor slew rate is 10 times faster. Typical application circuits are shown in Figure 6.


Extensive application information for Hall-effect devices is available in:


- Hall-Effect IC Applications Guide, AN27701
- Hall-Effect Devices: Guidelines for Designing Subassemblies Using Hall-Effect Devices, AN27703.1
- Soldering Methods for Allegro's Products SMT and Through-Hole, AN26009
- www.allegromicro.com/ASIL

All are provided on the Allegro website:


www.allegromicro.com








(A) Low-Side Sensing (LH, UA package)



(B) High-Side Sensing (LH, UA package)



(D) High-Side Sensing (UC package)

Figure 6: Typical Application Circuits

Chopper Stabilization Technique

A limiting factor for switch point accuracy when using Hall-effect technology is the small-signal voltage developed across the Hall plate. This voltage is proportionally small relative to the offset that can be produced at the output of the Hall sensor. This makes it difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Chopper stabilization is a proven approach used to minimize Hall offset.

The technique, dynamic quadrature offset cancellation, removes key sources of the output drift induced by temperature and package stress. This offset-reduction technique is based on a signal modulation-demodulation process. An illustration that shows how it is implemented is presented in Figure 7.

The undesired offset signal is separated from the magnetically induced signal in the frequency domain through modulation. The subsequent demodulation acts as a modulation process for the offset, which causes the magnetically induced signal to recover its original spectrum at baseband while the DC offset becomes a high-frequency signal. Then, using a low-pass filter, the signal passes while the modulated DC offset is suppressed. The innovative Allegro chopper-stabilization technique uses a high-frequency clock. The high-frequency operation allows a greater sampling rate that produces higher accuracy, reduced jitter, and faster signal processing. Additionally, filtering is more effective and results in a lower-noise analog signal at the sensor output. Devices that use this approach, such as the APS11900, have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process that allows the use of low-offset and low-noise amplifiers in combination with high-density logic and sample-and-hold circuits.




Figure 7: Model of Chopper Stabilization Circuit (Dynamic Offset Cancellation)



POWER DERATING

The device must be operated at less than the maximum junction temperature, T_J (max). Reliable operation might require derating the supplied power and/or improving the heat-dissipation properties of the application.

Thermal resistance (junction to ambient), $R_{\theta JA}$, is a figure of merit that summarizes the ability of the application and the device to dissipate heat from the junction (die), through all paths to ambient air. $R_{\theta JA}$ is dominated by the effective thermal conductivity, K, of the printed circuit board, which includes adjacent devices and board layout. Thermal resistance from the die junction to case, $R_{\theta JC}$, is a relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors in determining a reliable thermal operating point.

The following three equations can be used to determine operation points for given power and thermal conditions.

Equation 1: $P_D = V_{IN} \times I_{IN}$ Equation 2: $\Delta T = P_D \times R_{\theta JA}$ Equation 3: $T_J = T_A + \Delta T$

For example: Given common conditions of $T_A = 25^{\circ}C$, $V_{CC} = 12$ V, $I_{CC} = 6$ mA, and $R_{\theta JA} = 110^{\circ}C/W$ for the LH package, then:

$$\begin{split} P_D &= V_{CC} \times I_{CC} = 12 \ V \times 6 \ mA = 72 \ mW \\ \Delta T &= P_D \times R_{\theta JA} = 72 \ mW \times 110^{\circ} \text{C/W} = 7.92^{\circ} \text{C} \\ T_J &= T_A + \Delta T = 25^{\circ} \text{C} + 7.92^{\circ} \text{C} = 32.92^{\circ} \text{C} \end{split}$$

Determining Maximum V_{CC}

For a given ambient temperature, T_A , the maximum allowable power dissipation as a function of V_{CC} can be calculated. P_D (max) represents the maximum allowable power level without exceeding T_J (max) at a selected $R_{\theta JA}$ and T_A .

For example: Given the conditions of V_{CC} at T_A = 150°C, package UA, using a low-K PCB, and the worst-case ratings for the device of $R_{\theta JA}$ = 165°C/W, T_J (max) = 165°C, V_{CC} (max) = 24 V, and I_{CC} (max) = 17 mA, calculate the maximum allowable power level, P_D (max) as follows:

First, use Equation 3 as follows:

$$\Delta T (max) = T_1 (max) - T_4 = 165^{\circ}C - 150^{\circ}C = 15^{\circ}C$$

This provides the allowable increase to T_J resulting from internal power dissipation.

Then, use Equation 2 as follows:

$$P_D$$
 (max) = ΔT (max) \div $R_{\theta JA}$ = 15°C \div 165°C/W = 91 mW
Finally, use Equation 1 to solve for the maximum allowable V_{CC}

Finally, use Equation 1 to solve for the maximum allowable V_{CC} for the given conditions as follows:

$$V_{CC}(est) = P_D(max) \div I_{CC}(max) = 91 \text{ mW} \div 17 \text{ mA} = 5.4 \text{ V}$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC}$ (estimated).

If the application requires $V_{CC} > V_{CC(est)}$, $R_{\theta JA}$ must be improved. This can be accomplished by adjusting the layout, PCB materials, or ambient temperature.

Determining Maximum TA

In cases where the V_{CC} (max) level is known, and the system designer would like to determine the maximum allowable ambient temperature T_A (max)—for example, in a worst-case scenario with conditions V_{CC} (max) = 24 V, I_{CC} (max) = 17 mA, and $R_{\theta JA}$ = 228°C/W for the LH package—using Equation 1, the largest possible amount of dissipated power is:

$$P_D = V_{IN} \times I_{IN}$$

$$P_D = 24 \ V \times 17 \ mA = 408 \ mW$$

Then, rearrangement of Equation 3 and substitution with Equation 2 is:

$$T_A (max) = T_J (max) - \Delta T$$

$$T_A (max) = 165 °C - (408 mW \times 228 °C/W)$$

$$T_A (max) = 165 °C - 93 °C = 72 °C$$

Finally, note that the T_A (max) rating of the device is 150°C and performance is not guaranteed at greater than this temperature for any power level.



Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

PROGRAMMING GUIDELINES

Overview

Programming is accomplished by sending a series of input voltage pulses serially through the VCC (supply) pin of the device. A unique combination of pulses at varied voltage levels controls the internal programming logic of the device to select a desired programmable parameter and change its value. Programming requires three voltage levels referred to as high (V_{PH}), mid (V_{PM}), and low (V_{PL}).

The APS11900 family allows the user to write to volatile configuration registers, called shadow registers. This "Try Mode" allows the user to ascertain the performance of various configurations. Then, the device configuration can be written to EEPROM, nonvolatile memory.

Shadow registers are reset after the supply voltage cycles.

The EEPROM has a limited number of write cycles. For this reason, it is recommended to use the shadow registers ("Try Mode") to determine the correct device configuration.

After the desired device configuration has been determined, write the values into the device EEPROM and write the lock bit to prevent further access to the EEPROM.

After power-on, the EEPROM registers are read and the values are written into the shadow registers, as described in the Power-On Behavior section.

The following functionality is available through the APS11900 programming interface:

Function	Description
Shadow Register Write	Write volatile configuration registers in "Try Mode".
Shadow Register Read	Read volatile configuration registers in "Try Mode".
EEPROM Register Write	Write configuration to nonvolatile memory (EEPROM). Note that EEPROM has limited write cycles, as described in the Absolute Maximum Specifications table.
EEPROM Register Read	Read nonvolatile configuration registers (EEPROM).
EEPROM Margining	Procedure to validate that the EEPROM bank was written successfully.
Increment BOP	This mode allows the user to increment BOPSEL each time a high-voltage (HV) pulse is sent.
Decrement BOP	This mode allows the user to decrement BOPSEL each time an HV pulse is sent.
Increment BHYS	This mode allows the user to increment BHYS each time an HV pulse is sent.
Decrement BHYS	This mode allows the user to decrement BHYS each time an HV pulse is sent.

Although any programmable, variable power supply can be used to generate the pulse waveforms, Allegro highly recommends using the Allegro Sensor IC Evaluation Kit, ASEK-20, available through your local Allegro sales representative. The manual for the kit is available for download on the Allegro MicroSystems website.

For detailed programming instructions, refer to the APS11900 Programming Guide. [1]


[1] https://www.allegromicro.com/-/media/files/programming-manuals/aps11900-programming-guide.pdf




PACKAGE LH, 3-PIN SOT23W

For Reference Only – Not for Tooling Use (Reference Allegro DWG-0000628, Rev. 1) NOTTO SCALE Dimensions in millimeters


Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown





PCB Layout Reference View

All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances





Standard Branding Reference View

Line 1 = 3 characters

Line 1: Last 3 digits of Part Number


Branding scale and appearance at supplier discretion

PACKAGE UA, 3-PIN SIP

For Reference Only - Not For Tooling Use


(Reference DWG-0000404, Rev. 1)
NOT TO SCALE
Dimensions in millimeters

Exact case and lead configuration at supplier discretion within limits shown



PACKAGE UC, 3-PIN SIP

For Reference Only – Not for Tooling Use
(Reference DWG-0000409, Rev. 3)
Dimensions in millimeters – NOT TO SCALE Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown



Two-Wire End-of-Line Programmable Hall-Effect Switch/Latch

Revision History

Number	Date	Description
-	March 23, 2018	Initial release
1	April 18, 2018	Corrected supply current values and plots (pages 4 and 8)
2	February 4, 2019	Minor editorial updates
3	April 1, 2019	Updated ASIL status (pages 1 and 10)
4	April 20, 2020	Updated selection guide (page 2) and minor editorial updates
5	August 26, 2020	Corrected Output Current Selection Level test conditions and added figure note to Output Polarity Bits test conditions (page 6).
6	October 27, 2021	Updated package drawings (pages 18-20)
7	July 21, 2022	Updated ASIL status (pages 1 and 10) and made minor editorial updates
8	July 1, 2025	Updated ASIL branding and text (pages 1, 2, and 11) and made minor editorial modifications throughout

Copyright 2025, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website: www.allegromicro.com

