

FEATURES AND BENEFITS

- ASIL Compliant: ASIL A safety element out-of-context (SEooC) developed in accordance with ISO 26262, when used as specified in the safety manual
 - · Internal diagnostics and a defined safe state
 - A²-SILTM documentation available
- Multiple product options
 - Magnetic polarity, switch points, and hysteresis
 - Temperature coefficient (supports SmCo, NdFeB, and ferrite magnets)
 - Output polarity and current levels
- · Reduces module bill of materials (BOM) and assembly cost
 - Integrated overvoltage clamp (40 V load dump) and reverse-battery diode
 - Integrated series resistor and bypass capacitor (UC package)
 - · Enables PCB-less sensor modules



Continued on the next page...

PACKAGES



DESCRIPTION

APS12400 devices are two-wire planar Hall-effect sensor integrated circuits (ICs) developed in accordance with ISO 26262. They include internal diagnostics and support a functional safety level of ASIL A. The enhanced two-wire current-mode interface provides interconnect open/short diagnostics and adds a safe state to communicate diagnostic data while maintaining compatibility with legacy two-wire systems. Two-wire sensors are well-suited to safety applications, especially those involving long wire harnesses.


The APS12400 is a factory-calibrated latch (bipolar switch) available in several product options including magnetic switch points, temperature coefficient, and output polarity. The response can be matched to SmCo, NdFeB, or low-cost ferrite magnets. There is a choice of two output current levels and either output polarity.

APS12400 sensors are engineered to operate in the harshest environments with minimal external components. They are

Continued on the next page...

TYPICAL APPLICATIONS

- · Automotive and industrial safety systems
- Sunroof/convertible top/tailgate/liftgate actuation
- · Clutch-by-wire
- Electric power steering (EPS)
- Transmissions actuators
- Wiper motors



Functional Block Diagram

Two-Wire Hall-Effect Latch

FEATURES AND BENEFITS (continued)

- Automotive-grade ruggedness and fault tolerance
 - Extended AEC-Q100 Grade 0 qualification
 - Operation at -40°C to 175°C junction temperature
 - 3 to 24 V operating voltage range
 - High EMC/ESD immunity
 - · Overtemperature indication

DESCRIPTION (continued)

qualified beyond the requirements of AEC-Q100 Grade 0 and will survive extended operation at a 175°C junction temperature. These monolithic ICs include on-chip reverse-battery protection, overvoltage protection (40 V load dump), ESD protection, overtemperature detection, and an internal voltage regulator for operation directly from an automotive battery bus. These integrated features reduce the end-product bill of materials (BOM) and assembly cost.

APS11900 was developed in accordance with ISO 26262 as a hardware safety element out-of-context with ASIL A capability for use in automotive safety-related systems when integrated and used in the manner prescribed in the applicable safety manual and datasheet.

The available single inline package (SIP) with integrated discrete components (UC packages) enables PCB-less applications by incorporating all electromagnetic-compatibility (EMC) protection components within the IC package. Other package options include industry-standard surface-mount small-outline transistor (SOT) packages (LH packages) and through-hole SIPs (UA packages). All three packages are RoHS-compliant and lead (Pb) free with 100% matte-tin-plated leadframes.

For situations where a functionally equivalent but factory-programmed two-wire latch or end-of-line programmable device is preferred, refer to the APS12400 and APS11900 device families, respectively.




SELECTION GUIDE

Part Number [1]	Package Packing Magnetic Temperature Coefficient		Output Polarity for B > B _{OP}	Device Switch Threshold (G)	I _{CC(L)} Selection (mA)	
APS12400LLHALT-0H1A	3-pin SOT23-W surface mount	7-inch reel, 3000 pieces/reel	Flat	_	B _{OP} : +80 max	5 to 6.9
APS12400LLHALX-0H1A	3-pin SOT23-W surface mount	13-inch reel, 10000 pieces/reel	Flat	ICC(H)	B _{RP} : –80 max	5 10 0.9
APS12400LUAA-0H1A	3-pin SIP through-hole	Bulk, 500 pieces/bag	Flot		B _{OP} : +80 max	5 to 6.9
APS12400LUAATN-0H1A	3-pin SIP through-hole	13-inch reel, 4000 pieces/reel	Flat	I _{CC(H)}	B _{RP} : –80 max	5 10 0.9
APS12400LUAA-0H2A	3-pin SIP through-hole	Bulk, 500 pieces/bag	Flat		B _{OP} : +80 max	04- 5
APS12400LUAATN-0H2A	3-pin SIP through-hole	13-inch reel, 4000 pieces/reel	Flat	ICC(H)	B _{RP} : –80 max	2 to 5
APS12400LUCD-0H1A ^[2]	3-pin SIP through-hole	Bulk, 500 pieces/bag	Flot		B _{OP} : +80 max	5 to 6 O
APS12400LUCDTN-0H1A ^[2]	3-pin SIP through-hole	13-inch reel, 4000 pieces/reel	Flat	ICC(H)	B _{RP} : –80 max	5 to 6.9

^[1] Contact Allegro MicroSystems for options not listed in the selection guide.









^[2] Contact Allegro MicroSystems for availability.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage [1]	V _{cc}		40	V
Reverse Supply Voltage	V _{RCC}		-23	V
Magnetic Flux Density	В		Unlimited	G
Maximum lunction Townsysture	T (may)		165	°C
Maximum Junction Temperature	T _J (max)	For 500 hours	175	°C
Storage Temperature	T _{stg}		-65 to 170	°C

^[1] This rating does not apply to extremely short voltage transients such as load dump and/or ESD. Those events have individual ratings specific to the respective transient voltage event. For information about EMC test results, contact your local field applications engineer.

INTERNAL DISCRETE COMPONENT RATINGS (UC Package Only)

				Charac	teristics		
Component	Symbol	Test Conditions	Rated Nominal Resistance/Capacitance	Rated Voltage	Rated Tolerance	Rated Temp. Range	Rated Power Handling
Resistor	R _{SERIES}	In series with VCC	68 Ω	50 V	±15%	-	1/8 W
Capacitor	C _{SUPPLY}	Connected between VCC and GND	100 nF	50 V	±10%	X7R	_




PINOUT DIAGRAMS AND TERMINAL LIST TABLES


Terminal List Table (LH, UA Packages)

Number	Package	Name	Function
Number	LH	UA	Function
1	VCC	VCC	Supply voltage
2	GND	GND	Ground terminal
3	GND	GND	Ground terminal

Note: For best performance, tie Pins 2 and 3 together close to the IC.




LH Package, 3-Pin SOT23W Pinout



UA Package, 3-Pin SIP Pinout

Terminal List Table (UC Package)

Number	Package Name	Function
Number	UC	Function
1	VCC	Supply voltage
2	VINT	This pin reflects the internal voltage, V _{INT} , after the internal series resistor. This pin should be kept floating.
3	GND	Ground terminal



UC Package, 3-Pin SIP Pinout

Two-Wire Hall-Effect Latch

ELECTRICAL CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_J (max)$ and C_{BYP} = 0.01 μ F, unless otherwise specified

Characteristics	Symbol	Test Conditions			Typ. [1]	Max.	Unit
SUPPLY AND STARTUP	•				,		•
Supply Voltage	V _{CC}	Operating, T _J < 165°C	LH and UA packages	3	_	24	V
		Operating, T _J < 165°C	UC package	4.33	_	24	V
	V _{CC(UV)DIS}	Alter power-on, as vec increases, output	LH and UA packages	-	2.6	-	V
Undervoltage Lockout [2]		reached	UC package	-	3.5	-	V
Ondervoitage Lockout i-s	V _{CC(UV)EN}	After POK, when V _{CC} reduces to less than this voltage, output is forced to POS	LH and UA packages	_	2.3	_	V
		than this voltage, output is forced to POS	UC package	-	3.2	-	V
	I _{CC(L1)}			5	_	6.9	mA
	I _{CC(L2)}				_	5	mA
Supply Current	$I_{CC(H)}$		12	_	17	mA	
	I _{SAFE}	Safe current state. Indicates overtemperature or device configuration error			_	2	mA
	dI/dt	No bypass capacitor; C _L ^[3] = 20 pF	LH and UA	_	50	_	mA/μs
Output Slew Rate		C _{BYP} = 100 nF; C _L ^[3] = 20 pF	packages	_	0.22	_	mΑ/μs
		Internal bypass capacitor; C _L [3] = 20 pF	UC package	_	0.22	_	mA/μs
Power-On Time [4]	t _{PO}	$V_{CC} \ge V_{CC}(min)$, B > B _{OP} (max), B < B _{RP} (m	in)	_	_	70	μs
Power-On State [5]	POS	$t < t_{PO}, V_{CC} \ge V_{CC(UV)EN}$			I _{CC(H)}		mA
Chopping Frequency	f _C			-	800	_	kHz
Output Jitter (Peak-to-Peak)		1 kHz square wave signal		_	5	_	μs
ON-BOARD PROTECTION							
Supply Zener Clamp Voltage	V _Z	$I_{CC} = I_{CC(H)} + 1 \text{ mA, } T_A = 25^{\circ}C$		40	_	-	V
Reverse Supply Zener Clamp Voltage	V _{RZ}	I _{CC} = -1 mA		-	_	-23	V
Overtemperature Shutdown	T _{SD}	Temperature increasing		-	205	-	°C
Overtemperature Hysteresis	T _{JHYS}			_	25	_	°C



^[1] Typical data is at $T_A = 25^{\circ}$ C and $V_{CC} = 12$ V unless otherwise noted; for design information only. [2] UC minimum V_{CC} is higher to accommodate voltage drop in the internal series resistor. UC package minimum V_{CC} is higher to accommodate voltage drop in the internal series resistor. This also affects the $V_{CC(UV)}$.

^[3] C_L – scope capacitance.

^[4] Measured from $V_{CC} \ge V_{CC(MIN)}$ to valid output. [5] Power-on state is defined only when V_{CC} slew rate is 1 V/s or greater.

Two-Wire Hall-Effect Latch

MAGNETIC CHARACTERISTICS: Valid over full operating voltage and ambient temperature ranges for $T_J < T_J (max)$ and C_{BYP} = 0.01 μF , unless otherwise specified

Characteristics	Symbol	Magnetic Switch Point Option	Temperature Coefficient	Test Conditions	Min.	Typ. [1]	Max.	Unit ^[2]
Operate Boint	Ь	-0	A—Flat	$T_A = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	5	-	80	G
Operate Point	B _{OP}	-1	A—Flat	$T_A = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	5	_	40	G
Release Point	В	-0	A—Flat	$T_A = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-80	_	- 5	G
	B _{RP}	-1	A—Flat	$T_A = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	-40	_	- 5	G
Hysteresis	Ь	-0	A—Flat	$T_A = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	40	_	110	G
Hysteresis B _{HYS}		-1	A—Flat	$T_A = -40^{\circ}\text{C to } 150^{\circ}\text{C}$	15	40	65	G
Switch Point Temperature Coefficient		All	A—Flat	T _A = -40°C to 150°C	-	0	_	%/°C




^[1] Typical data is at T_A = 25°C and V_{CC} = 12 V, unless otherwise noted; for design information only.
[2] Magnetic flux density, B, is indicated as a negative value for north-polarity magnetic fields, and a positive value for south-polarity magnetic fields.

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see Applications section.


Characteristic	Symbol	Test Conditions [1] Va			
Package Thermal Resistance		Package LH, on 1-layer PCB based on JEDEC standard		°C/W	
	В	Package LH, on 2-layer PCB with 0.463 in. ² of copper area each side	110	°C/W	
	$R_{\theta JA}$	Package UA, on 1-layer PCB with copper limited to solder pads	165	°C/W	
		Package UC, on 1-layer PCB with copper limited to solder pads	270	°C/W	

^[1] Additional thermal information is available on the Allegro website.

Power Derating Curve




Power Dissipation versus Ambient Temperature





CHARACTERISTIC PERFORMANCE DATA





FUNCTIONAL DESCRIPTION

Functional Safety


APS12400 was developed in accordance with ISO 26262 as a hard-ware safety element out-of-context



I_{CC(L)}

with ASIL A capability for use in automotive safety-related systems when integrated and used in the manner prescribed in the applicable safety manual and datasheet. APS12400 can be easily integrated into safety-critical systems requiring higher automotive safety integrity level (ASIL) ratings that incorporate external diagnostics or use measures such as redundancy. Safety documentation is available to support and guide the integration process. For A²-SIL™ documentation, contact your local FAE: www.allegromicro.com/ASIL.

The APS12400 has internal diagnostics to check the voltage supply (an undervoltage lockout regulator) and to detect overtemperature conditions. For more information, see the Diagnostic Features section.



 $\hbox{B- indicates increasing north-polarity magnetic field strength}.$

B+ indicates increasing south-polarity magnetic field strength.


Figure 1: Unipolar Hall Latch Magnetic and Output Current Polarity Options

Operation

The APS12400 devices are two-wire unipolar planar Hall-effect latches. The user can select a device that respond to a north or south magnetic field. There is a choice of two output current levels, $I_{CC(L1)}$ and $I_{CC(L2)}$, and the user can determine which current state is applied, $I_{CC(L)}$ or $I_{CC(H)}$, when the magnetic field is greater than B_{OP} or less than B_{RP} .

The difference between the magnetic operate and release points is called the hysteresis of the device, B_{HYS} . Hysteresis allows clean switching of the output, even in the presence of external mechanical vibration and electrical noise.

The potential configuration options for the APS12400 are shown in Figure 1. The direction of the applied magnetic field is perpendicular to the branded face of the APS12400. For an illustration, see Figure 2.



APS12400 LH (Panel A), UA (Panel B), and UC (Panel C)

Figure 2: Magnetic Sensing Orientations

Two-Wire Hall-Effect Latch

Power-On Behavior

The APS12400 has an internal voltage regulator with undervoltage lockout. As the device powers up, it stays in the power-on state (POS) of $I_{\rm CC(H)}$ until the supply voltage exceeds $V_{\rm CC(UV)DIS}.$ After $t_{\rm PO},$ the current consumption is $I_{\rm CC(L)}$ or $I_{\rm CC(H)},$ according to the magnetic field and the device configuration, as shown in Figure 1.

Similarly, when the supply voltage decreases, the device returns to the power-on state (POS) when the supply voltage reduces to less than $V_{\text{CC(UV)EN}}$, as shown in Figure 3.

When the device powers on in the hysteresis range (less than B_{OP} and greater than B_{RP}), the output corresponds to the power-on state. In this case, the correct state is attained after the first excursion beyond B_{OP} or B_{RP} .




Figure 3: Power-On/UVLO Behavior

Diagnostic Features

When properly supplied, APS12400 always has current flowing at a specified level: $I_{CC(H)},\,I_{CC(L)},\,$ or $I_{SAFE}.$ Any current that is not within these narrow ranges is a fault condition. If there is a short, current increases so that $I_{CC} > I_{CC(H)}$ (max), outside the valid $I_{CC(H)}$ range. If there is an open, the current reduces to less than $I_{CC(L)}$ (min), outside the valid output current range. In this way, connectivity issues between the ECU and the sensor can be easily detected.

Additionally, the APS12400 has an overtemperature feature: If the junction temperature increases to greater than T_{SD} , the current is reduced to I_{SAFE} . The device current also changes to I_{SAFE} in the event of a device-configuration error, which is checked at power-on and after an overtemperature event.

Any value of I_{CC} between the allowed ranges for $I_{CC(H)}$ and $I_{CC(L)}$ indicates a general fault condition.




Figure 4: Interpreting I_{CC} for System-Level Diagnostics

Temperature Coefficient and Magnet Selection

The APS12400 allows the user to select the magnetic temperature coefficient to compensate for drifts of SmCo, NdFeB, and ferrite magnets over temperature—as indicated in the Electrical Characteristics table. This compensation improves the magnetic system performance over the entire temperature range. For example, the magnetic field strength from ferrite decreases as the temperature increases from 25°C to 150°C. This lower magnetic field strength means that a lower switching threshold is required to maintain switching at the same distance from the magnet to the sensor. Correspondingly, higher switching thresholds are required at cold temperatures, as low as -40°C, due to the higher magnetic field strength from the ferrite magnet. The APS12400 compensates the switching thresholds over temperature as described above. It is recommended that system designers evaluate their magnetic circuit over the expected operating temperature range to ensure the magnetic switching requirements are met.

For example, the typical ferrite compensation is -0.2%/°C. With a 25°C temperature B_{OP} switch point of 80 G, the switch point changes nominally by:

$$-0.2\%$$
/° $C \times 80 \times (150$ ° $C - 25$ ° C) = -20 G to 80 $G - 20$ $G = 60$ G at 150 ° C .

At -40° C, the switch point changes by:

$$-0.2\%$$
/°C × 80 × (-40 °C -25 °C) = 10 G to
80 G + 10 G = 90 G.



Applications

For the LH and UA packages, an external bypass capacitor (from 0.01 μF to 0.1 μF) should be connected (in close proximity to the Hall element) between the supply and ground of the device to reduce both external noise and noise generated by the chopper stabilization. Some applications may require additional EMC immunity, which is achieved with an enhanced protection circuit. For example, the bypass capacitor can be increased from 0.01 μF to 0.1 μF to improve immunity to powered ESD (ISO 10605) and direct capacitive coupling.

A series resistor and a $0.1~\mu F$ bypass capacitor are integrated into the UC package, making it easy to achieve an EMC-robust design without requirements for external components or PCB.

Note that the bypass capacitor selection directly affects the slew rate. For the typical slew rate with a 0.1 μF bypass capacitor, see the Electrical Characteristics table: A 0.01 μF bypass capacitor slew rate is 10 times faster.

Typical application circuits are shown in Figure 5.


Extensive application information for Hall-effect devices is available in:

- Hall-Effect IC Applications Guide, AN27701
- Hall-Effect Devices: Guidelines for Designing Subassemblies Using Hall-Effect Devices, AN27703.1
- Soldering Methods for Allegro's Products SMT and Through-Hole, AN26009
- www.allegromicro.com/ASIL


All are provided on the Allegro web site:

www.allegromicro.com







(A) Low-Side Sensing (LH, UA package)



(C) Low-Side Sensing (UC package)



(B) High-Side Sensing (LH, UA package)



(D) High-Side Sensing (UC package)

Figure 5: Typical Application Circuits

Chopper Stabilization Technique

A limiting factor for switch point accuracy when using Hall-effect technology is the small-signal voltage developed across the Hall plate. This voltage is proportionally small relative to the offset that can be produced at the output of the Hall sensor. This makes it difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Chopper stabilization is a proven approach used to minimize Hall offset.

The technique, dynamic quadrature offset cancellation, removes key sources of the output drift induced by temperature and package stress. This offset-reduction technique is based on a signal modulation-demodulation process. An illustration that shows how it is implemented is presented in Figure 6.

The undesired offset signal is separated from the magnetically induced signal in the frequency domain through modulation. The subsequent demodulation acts as a modulation process for the offset, which causes the magnetically induced signal to recover its original spectrum at baseband while the DC offset becomes a high-frequency signal. Then, using a low-pass filter, the signal passes while the modulated DC offset is suppressed. The innovative Allegro chopper-stabilization technique uses a high-frequency clock.

The high-frequency operation allows a greater sampling rate that produces higher accuracy, reduced jitter, and faster signal processing. Additionally, filtering is more effective and results in a lowernoise analog signal at the sensor output. Devices that use this approach, such as the APS12400, have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process that allows the use of low-offset and low-noise amplifiers in combination with high-density logic and sample-and-hold circuits.




Figure 6: Model of Chopper Stabilization Circuit (Dynamic Offset Cancellation)

POWER DERATING

The device must be operated at less than the maximum junction temperature, T_J (max). Reliable operation might require derating the supplied power and/or improving the heat-dissipation properties of the application.

Thermal resistance (junction to ambient), $R_{\theta JA}$, is a figure of merit that summarizes the ability of the application and the device to dissipate heat from the junction (die), through all paths to ambient air. $R_{\theta JA}$ is dominated by the effective thermal conductivity, K, of the printed circuit board, which includes adjacent devices and board layout. Thermal resistance from the die junction to case, $R_{\theta JC}$, is a relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors in determining a reliable thermal operating point.

The following three equations can be used to determine operation points for given power and thermal conditions:

Equation 1: $P_D = V_{IN} \times I_{IN}$ Equation 2: $\Delta T = P_D \times R_{\theta JA}$ Equation 3: $T_J = T_A + \Delta T$

For example: Given common conditions of T_A = 25°C, V_{CC} = 12 V, I_{CC} = 6 mA, and $R_{\theta JA}$ = 110°C/W for the LH package, then:

$$\begin{split} P_D &= V_{CC} \times I_{CC} = 12 \ V \times 6 \ mA = 72 \ mW \\ \Delta T &= P_D \times R_{\theta JA} = 72 \ mW \times 110 ^{\circ} C/W = 7.92 ^{\circ} C \\ T_J &= T_A + \Delta T = 25 ^{\circ} C + 7.92 ^{\circ} C = 32.92 ^{\circ} C \end{split}$$

Determining Maximum V_{CC}

For a given ambient temperature, T_A , the maximum allowable power dissipation as a function of V_{CC} can be calculated. P_D (max) represents the maximum allowable power level without exceeding T_J (max) at a selected $R_{\theta JA}$ and T_A .

For example: Given the conditions of V_{CC} at T_A = 150°C, package UA, using a low-K PCB, the worst-case ratings for the device of $R_{\theta JA}$ = 165°C/W, T_J (max) = 165°C, V_{CC} (max) = 24 V, and I_{CC} (max) = 17 mA, calculate the maximum allowable power level, P_D (max).

First, use Equation 3 as follows:

$$\Delta T (max) = T_1 (max) - T_4 = 165^{\circ}C - 150^{\circ}C = 15^{\circ}C$$

This provides the allowable increase to T_J resulting from internal power dissipation.

Then, use Equation 2 as follows:

$$P_D(max) = \Delta T(max) \div R_{\theta JA} = 15^{\circ}C \div 165^{\circ}C/W = 91 \text{ mW}$$

Finally, use Equation 1 to solve for maximum allowable V_{CC} for the given conditions as follows:

$$V_{CC}(est) = P_D(max) \div I_{CC}(max) = 91 \text{ mW} \div 17 \text{ mA} = 5.4 \text{ V}$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC}$ (estimated).

If the application requires $V_{CC} > V_{CC(est)}$, $R_{\theta JA}$ must by improved. This can be accomplished by adjusting the layout, PCB materials, or ambient temperature.

Determining Maximum TA

In cases where the V_{CC} (max) level is known, and the system designer would like to determine the maximum allowable ambient temperature T_A (max)—for example, in a worst-case scenario with conditions V_{CC} (max) = 24 V, I_{CC} (max) = 17 mA, and $R_{\theta JA}$ = 228°C/W for the LH package—using Equation 1, the largest possible amount of dissipated power is:

$$P_D = V_{IN} \times I_{IN}$$

$$P_D = 24 \ V \times 17 \ mA = 408 \ mW$$

Then, rearrangement of Equation 3 and substitution with Equation 2 is:

$$T_A (max) = T_J (max) - \Delta T$$

$$T_A (max) = 165 °C - (408 mW \times 228 °C/W)$$

$$T_A (max) = 165 °C - 93 °C = 72 °C$$


Finally, note that the T_A (max) rating of the device is 150°C and performance is not guaranteed at greater than this temperature for any power level.




PACKAGE LH, 3-PIN SOT23W

For Reference Only – Not for Tooling Use (Reference Allegro DWG-0000628, Rev. 1) NOT TO SCALE


Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown





PCB Layout Reference View

All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances





Standard Branding Reference View 1


Line 1 = Three digit assigned brand number


Branding scale and appearance at supplier discretion

PACKAGE UA, 3-PIN SIP

For Reference Only – Not For Tooling Use

(Reference DWG-0000404, Rev. 1)
NOT TO SCALE
Dimensions in millimeters
Exact case and lead configuration at supplier discretion within limits shown







Standard Branding Reference View

Line 1 = Logo A Line 2 = Three digit assigned brand number


Branding scale and appearance at supplier discretion





PACKAGE UC, 3-PIN SIP

For Reference Only — Not for Tooling Use
(Reference DWG-0000409, Rev. 3)
Dimensions in millimeters — NOT TO SCALE
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown



Two-Wire Hall-Effect Latch

REVISION HISTORY

Number	Date	Description
_	March 23, 2018	Initial release
1	September 11, 2018	Updated Selection Guide table (page 3), Corrected supply current values and plots (pages 6 and 9); added UC package availability footnote to Complete Part Number Format diagram and Selection Guide table (page 2-3)
2	April 1, 2019	Updated ASIL status (page 1 and 10)
3	April 3, 2020	Minor editorial updates
4	April 14, 2022	Updated package drawings (pages 16-18)
5	July 21, 2022	Updated ASIL status (pages 1 and 10) and made minor editorial updates
6	July 2, 2025	Updated ASIL branding and text (pages 1, 2, and 10) and made minor editorial modifications throughout

Copyright 2025, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website: www.allegromicro.com

