


PCB Layout Guide

OVERVIEW

The purpose of this document is to provide printed-circuit-board (PCB) layout guidelines for the correct operation of the AHV85003 and AHV85043 external-transformer gate-driver chipset.

The guidelines in this document are presented in order of priority for both the primary side and the secondary side. Failure to adhere to these guidelines may result in incorrect operation or suboptimal performance of the AHV85003 and AHV85043 driver chipset.



Typical Schematic





Table of Contents

Overview.....	1	Charge-Pump Capacitor	8
Summary	1	Gate-Drive Loop.....	9
Typical Schematic.....	1	Gate-Drive Loop—Turn On	10
Primary Side.....	2	Gate-Drive Loop—Turn Off	11
VDRV Decoupling	2	Gate-Drive Loop—Miller Clamp	12
Bootstrap Capacitors.....	3	Thermal Management.....	13
GND Plane and Thermal Management.....	4	Transformer Secondary	14
Transformer Primary	5	CMTI Snubbers.....	15
Signal Connections	6	VSECN Setting Network	16
Secondary Side	7	Revision History.....	17
Decoupling	7		

PRIMARY SIDE




VDRV Decoupling

Correct VDRV decoupling is critical for correct device operation. The minimum requirement is one $1\ \mu\text{F}$ capacitor per VDRV pin. The preferred decoupling is $1\ \mu\text{F}$ in parallel with $100\ \text{nF}$ on each VDRV pin. A decoupling capacitor should be a good-quality (i.e., X7R or better) ceramic capacitor with an adequate voltage rating (i.e., at least $25\ \text{V}$). GND and VDRV should be routed with coplanar planes on internal layers. Between any decoupling capacitor and pin, via use should be avoided.




Bootstrap Capacitors

A bootstrap capacitor should be placed as close as practicable to each of the BSN-to-TXPN and BSP-to-TXPP pins.





GND Plane and Thermal Management

The AHV85003 is manufactured in a quad-flat no-lead (QFN) package. The primary method of thermal management is conduction through the GND plane, primarily through the exposed pad (pin 21). Internal layers should be used for GND planes with vias connected directly to the exposed pad (pin 21). VDRV should also be connected from the system supply to the VDRV decoupling paths. Low-impedance copper planes should be used for these connections.





Transformer Primary

The transformer should be placed close to the IC, and low-impedance tracks should be used.



Signal Connections

The remaining primary-side connections are signal-interface connections to the system controller. While these connections are of lower priority than the previously discussed connections, it is important that these signals are not corrupted with noise. High-frequency, resistor-capacitor (RC) filters should be employed as shown. Good signal-layout practices should be observed.



SECONDARY SIDE

Decoupling

As with the primary side, good decoupling of the secondary-side bias voltages is critical for correct device operation.



- For designs that use a negative VSECN voltage, three decoupling capacitors are used:
 - VSECP to VSECN: C12
 - VSECP to SOURCE: C15
 - VSECN to SOURCE: C13
- For designs that use VSECN = 0 V, only C12 is required.

For details, see the datasheet.

Decoupling capacitor placement should be as follows:



- The VSECP-to-VSECN capacitor (C12) should be placed as close as practicable to pins 16 and 17, as shown.
- The VSECP-to-SOURCE capacitor (C15) and the VSECN-to-SOURCE capacitor (C13) should be placed close to C12.

Any decoupling capacitor used should be a good-quality (i.e., X7R or better) ceramic capacitor with a voltage rating that is adequate for the VSECP voltage used. The recommended value is 470 nF.





Charge-Pump Capacitor

The charge-pump capacitor should be placed as close as practicable to pins 18 and 19, such that a low-impedance loop area is created.





Gate-Drive Loop

FET turn-on and turn-off results in very-short-duration (~ 10 ns) surges of gate current, as shown. These current peaks can be several amperes, and they flow through the decoupling capacitors. PCB layout of the gate-drive loop is critical and should be implemented with low-impedance, low-inductance traces between the gate driver and the driven FET to avoid any $L \times dI/dt$ voltage drops. Furthermore, the gate-drive resistors, R_{pu1} and R_{pd1} , should be suitably rated for surge currents.




During the turn-on period, the FET gate is charged through OUTPUT. The gate-surge current flows in the VSECP-to-SOURCE decoupling capacitor (C15), as shown. Therefore, a low-impedance path from the FET kelvin source to C15 is critical.



Gate-Drive Loop—Turn Off

Similar to the turn-on period, during the turn-off period, the FET gate must be discharged through the VSECN-to-SOURCE decoupling capacitor (C13). For power FETs that do not have a dedicated kelvin source (KS) pin, the source return from the power FET should be Kelvin-connected to the FET source pin such that the gate-to-source (GS) current does not interact with the FET drain-to-source (DS) current.

To optimize the source return loop, it is often best to place the source path on an internal copper plane layer, on the layer below the layer with the driver. In such cases, to reduce the series inductance, the source connection to the decoupling capacitors should use as many vias as practicable.






The Miller clamp pin operates similarly to the typical turn-off operation. The connection from the CLAMP pin to the FET gate should be of the lowest-impedance practicable.






Thermal Management

As with the primary side, the main method of thermal management in the secondary-side AHV85043 QFN is through thermal conduction from the VSECN pads—in particular, exposed pad 21. VSECN should be connected to a large copper area. Multiple vias should be used to connect pad 21 to this copper plane.





Package:
20-Contact QFN 4 × 4 mm





Transformer Secondary

The transformer should be placed close to the IC with low-impedance tracks.



CMTI Snubbers


For designs that require additional snubbers for improved common-mode transient immunity (CMTI) performance, these components should be placed close to the transformer, and the connection to VSECN should be low-impedance. For full details see the application note [AHV85003 and AHV85043 Chipset Secondary-Side Snubbers for Improved CMTI Performance \(AN296377\)](#).^[1]



[1] https://www.allegromicro.com/-/media/files/technical-documents/an296377-ahv85003-43-snubbers-for-cmti.pdf?sc_lang=en

The AHV85043 driver allows for programming of the negative off-voltage VSECN with two resistors. For details, see the product datasheet. These resistors should be placed close to the driver. To avoid noise coupling into the feedback network, these resistors should be isolated from traces that carry large driver-switching current. A high-frequency compensation capacitor (C14) with a recommended value of 22 pF should be placed close to Rnb1.

For designs where VSECN = 0 V, these components are omitted and VSECN, VFB, and SOURCE are connected together. The test pin, 8, must be connected to VSECN and should not be left floating.



Revision History

Number	Date	Description
–	November 12, 2025	Initial release
1	June 17, 2026	Fixed broken links (page 15)

Copyright 2026, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com